


**TF300T T3**  
**power on/off map**  
**1201**



Sequence:  
 <1>--><2>--><2A>--><2B>--><2C>--><2D>-->  
 <3>--><4>--><5>--><6>--><6A>--><7>--><8>-->  
 <9>--><10>--><10A>--><10B>--><11>--><12>--><13>









- Notes:
- VDD\_1V8\_GEN powers AVDD\_OSC, VDDIO\_SYS, AVDD\_HDMI\_PLL, AVDD\_USB\_PLL, VDDIO\_S0MMC1, VDDIO\_AUDIO, VDDIO\_BB, VDDIO\_UART, VDDIO\_S0MMC4, VDDIO\_VI, VDDIO\_LCD, VDDIO\_CAM
  - AVDD\_PLL powers AVDD\_PLLA, C\_P, AVDD\_PLLX, AVDD\_PLLM, AVDD\_PLLU, AVDD\_PLLD2
  - VDD\_5V1\_SYS indicates AVDD\_USB, VDD\_DDR\_RX, AVDD\_HDMI, VDDIO\_GMI, VDDIO\_PEX\_CTL
  - VDD\_PEX powers AVDD\_PLLA, AVDD\_PEXB, AVDD\_PEX\_PLL, VDD\_PEXB
  - VDD\_SATA powers AVDD\_SATA, AVDD\_SATA\_PLL, VDD\_SATA
  - AVDD\_1V2 powers AVDD\_DSI\_CSI, VDDIO\_HSIC
  - AVDD\_IC\_USB: AVDD\_VDAC, AVDD\_PEXA, VDD\_PEXA are unused
  - VDD\_RTC, VDD\_CORE: Critical PLLs, AVDD\_OSC, VDDIO\_SYS, VDDIO\_DDR, VDDIO\_NAND, CLK\_32K\_IN and Reference clock required before SYS\_RESET\_N goes high
  - Recommended Power-down sequence is reverse of Power-up.

0620

U2A



Pin	Signal	Value	Pin	Signal	Value
A2	GND_001		V22	VDD_RTC	
A20	GND_002		V23	VDD_RTC_0002	
AC11	GND_003				
AC14	GND_004				
AC17	GND_005				
AC2	GND_006				
AC20	GND_007				
AC23	GND_008				
AC25	GND_009				
AC29	GND_010				
ACS	GND_011				
AE11	GND_012				
AE14	GND_013				
AE17	GND_014				
AE2	GND_015				
AE20	GND_016				
AE23	VDD_CPU_01	H10			
AE26	VDD_CPU_02	J10			
AE29	VDD_CPU_03	J8			
AE3	VDD_CPU_04	K8			
AE8	VDD_CPU_05	K9			
A11	VDD_CPU_06	M7			
A111	VDD_CPU_07	M8			
A114	VDD_CPU_08	M8			
A117	VDD_CPU_09	N8			
A12	VDD_CPU_10	N9			
A120	VDD_CPU_11	P14			
A123	VDD_CPU_12	P16			
A126	VDD_CPU_13	P17			
A129	VDD_CPU_14	R14			
A130	VDD_CPU_15	R17			
A15	VDD_CPU_16	T14			
A18	VDD_CPU_17	T17			
A19	VDD_CPU_18	T17			
A22	VDD_CPU_19	U14			
A25	VDD_CPU_20	U16			
A28	VDD_CPU_21	U16			
B1	VDD_CPU_22	U17			
B11	GND_037				
B14	GND_038				
B17	GND_039				
B2	GND_040				
B20	GND_041				
B23	GND_042				
B29	GND_043				
B30	GND_044				
B3	GND_045				
B8	GND_046				
E11	GND_047				
E14	GND_048				
E17	GND_049				
E2	VDD_CORE_01	M13			
E20	VDD_CORE_02	M15			
E23	VDD_CORE_03	M17			
E25	VDD_CORE_04	M19			
E28	VDD_CORE_05	N12			
E3	VDD_CORE_06	N14			
E5	VDD_CORE_07	N17			
E8	VDD_CORE_08	N18			
H11	VDD_CORE_09	N19			
H14	VDD_CORE_10	P13			
H17	VDD_CORE_11	P19			
H2	VDD_CORE_12	R18			
H20	VDD_CORE_13	R7			
H23	VDD_CORE_14	R8			
H26	VDD_CORE_15	R9			
H29	VDD_CORE_16	T13			
H3	VDD_CORE_17	T19			
H8	VDD_CORE_18	T8			
L2	VDD_CORE_19	T9			
L20	VDD_CORE_20	U18			
L26	VDD_CORE_21	V13			
L29	VDD_CORE_22	V17			
L3	VDD_CORE_23	V15			
L8	VDD_CORE_24	V19			
M12	VDD_CORE_25	W14			
M14	VDD_CORE_26	W16			
M16	VDD_CORE_27	W18			
M18	VDD_CORE_28	W18			
N13	GND_078				
N15	GND_079				
N17	GND_080				
N19	GND_081				
P12	GND_082				
P18	GND_083				
P2	GND_084				
P23	GND_085				
P26	GND_086				
P29	GND_087				
P5	GND_088				
P8	GND_089				
R13	GND_090				
R15	GND_091				
R19	GND_092				
R19	GND_093				
T12	GND_094				
T15	GND_095				
T16	GND_096				
T18	GND_097				
U13	GND_098				
U19	GND_099				
U2	GND_100				
U20	GND_101				
U23	GND_102				
U26	GND_103				
U29	GND_104				
U5	GND_105				
U8	GND_106				
V12	GND_107				
V14	GND_108				
V16	GND_109				
V18	GND_110				
W12	GND_111				
W13	GND_112				
W15	GND_113				
W17	GND_114				
Y2	GND_115				
Y23	GND_116				
Y26	GND_117				
Y29	GND_118				
Y5	GND_119				
Y8	GND_120				
Y8	GND_121				





T30L-R-P-A3 T30




0614 remove VDD\_CPU\_SENSE

Note: Place the 0402 shunts close to Tegra side







PMU	VDD_PMU_LDO7
R1.0	1.1V
R1.2	1.2V



Remove C35, C36 for AVDD\_PLLX & AVDD\_PLLM



VDDIO_SYS	POR		Deep Sleep	
	PUPD	PinState	PUPD	After Wake
COL0	UP 100K	PU	Config.	Reset
COL1	UP 100K	PU	Config.	Reset
COL2	UP 100K	PU	Config.	Reset
COL3	UP 100K	PU	Config.	Reset
COL4	UP 100K	PU	Config.	Reset
COL5	UP 100K	PU	Config.	Reset
COL6	UP 100K	PU	Config.	Reset
COL7	UP 100K	PU	Config.	Reset
ROW0	DOWN 100K	PD	Config.	Reset
ROW1	DOWN 100K	PD	Config.	Reset
ROW2	DOWN 100K	PD	Config.	Reset
ROW3	DOWN 100K	PD	Config.	Reset
ROW4	DOWN 100K	PD	Config.	Reset
ROW5	DOWN 100K	PD	Config.	Reset
ROW6	DOWN 50K	PD	Config.	Reset
ROW7	DOWN 50K	PD	Config.	Reset
ROW8	DOWN 50K	PD	Config.	Reset
ROW9	DOWN 50K	PD	Config.	Reset
ROW10	DOWN 50K	PD	Config.	Reset
ROW11	DOWN 50K	PD	Config.	Reset
ROW12	DOWN 50K	PD	Config.	Reset
ROW13	DOWN 50K	PD	Config.	Reset
ROW14	DOWN 50K	PD	Config.	Reset
ROW15	DOWN 50K	PD	Config.	Reset






### Power from MAX77663

MAX77663 LDO8 1.2V to T30 AVDD\_PLLX  
 MAX77663 SD2 1.8V (VDD\_1V8\_PMU\_DCDC2) to VDD\_1V8\_GEN

### Signal to & from MAX77663

SYS\_RESET# from MAX77663 nRSTIO, check reset circuit(p.32) and PMU side  
 PWR\_INT# from MAX77663 nIRQ, check PU resistor in PMU side(100k PU to VDD\_1V8\_GEN)  
 CORE\_PWR\_REQ to MAX77663 EN1, check PU resistor in PMU side(100k PU to VDD\_1V8\_GEN)  
 CPU\_PWR\_REQ to MAX77663 EN2, check PD resistor in PMU side(100k PD)  
 CLK\_32K\_IN from MAX77663 GPIO4, check PU resistor in PMU side(100k PU to VDD\_1V8\_GEN)







PCBID  
 ID5 ID4 ID3  
 0 0 0 for ME370T SR3

PCBID  
 ID2 = 0 for BCM47511  
 ID2 = 1 for BCM4751



PCBID  
 ID1 ID0  
 0 0 AW-NH660 BCM4330

Pin to Pin  
 1 0 AW-NH665 BCM4330
















VDDIO_GMI	POR		Deep Sleep	
	PUPD	PinState	PUPD	After Wake
AD00	None	Z	Disable	Reset
AD01	None	Z	Disable	Reset
AD02	None	Z	Disable	Reset
AD03	None	Z	Disable	Reset
AD04	None	Z	Disable	Reset
AD05	None	Z	Disable	Reset
AD06	None	Z	Disable	Reset
AD07	None	Z	Disable	Reset
AD08	None	Z	Disable	Reset
AD09	None	Z	Disable	Reset
AD10	DOWN 100K	PD	Disable	Reset
AD11	DOWN 100K	PD	Disable	Reset
AD12	None	Z	Disable	Reset
AD13	None	Z	Disable	Reset
AD14	None	Z	Disable	Reset
AD15	None	Z	Disable	Reset
A16	None	Z	Config.	Hold
A17	None	Z	Config.	Hold
A18	None	Z	Config.	Hold
A19	None	Z	Config.	Hold
CS0	UP 100K	PU	Config.	Reset
CS1	UP 100K	PU	Config.	Reset
CS2	UP 100K	1	Disable	Reset
CS3	UP 100K	1	Disable	Reset
CS4	UP 100K	PU	Config.	Reset
CS6	UP 100K	PU	Disable	Reset
CS7	UP 100K	PU	Config.	Reset
ADV_N	None	1	Disable	Reset
CLK	None	0	Disable	Reset
RST_N	UP 100K	0	Disable	Reset
WAIT	UP 100K	PU	Disable	Reset
WP_N	UP 100K	PU	Config.	Reset
IORDY	UP 100K	PU	Config.	Reset
OE_N	None	1	Disable	Reset
WR_N	None	1	Disable	Reset
DQS	None	Z	Disable	Reset





PCBID  
ID7 ID6  
0 0 ALC5631Q  
0 1 WM8903  
1 0 ALC5642  
1 1 Reserved

PCBID  
ID8 Reserved













T30 Vi	T30 GPIO	T30S pin
VI_MCLK	FR0_RST#	BB AA1
VI_CLK	RDM1_VBUS_EN_OC#	BB W5
VI_HSYNC	EN_VDDIO_SD	BB W5
VI_VSYNC	EN_VDD_MC	BB AA3
VI_D00	BAT_IN_CPO#	BB V4
VI_D01	COMPASS_DRDY	BB AC11
VI_D02	ALC_INT*_WB	BB AF6
VI_D03	GS_INT	BB AA9
VI_D04	LVD5_SHTDN#	LCD AP18
VI_D05	CAM_RST_ZM	CS0 AW4
VI_D06	EN_VDD_PNL	UART AG33
VI_D07	DSP_RST#	BB V9
VI_D08	EN_VDD_FUSE	UART AN06
VI_D09	EN_HVDD_FEX	XX X
VI_D010	DSP_PWR#	CAM AM16
VI_D011	SIMMCT_NP	AD00 D06

GPIO



VDDIO_VI	POR		Deep Sleep		
	PUPD	PinState	PUPD	After Wake	
D00	DOWN	15K	PD	Disable	Hold
D01	DOWN	15K	PD	Disable	Hold
D02	DOWN	15K	PD	Disable	Hold
D03	DOWN	15K	PD	Config.	Hold
D04	DOWN	15K	PD	Disable	Hold
D05	DOWN	15K	PD	Disable	Hold
D06	DOWN	15K	PD	Disable	Hold
D07	DOWN	15K	PD	Disable	Hold
D08	DOWN	15K	PD	Disable	Hold
D09	DOWN	15K	PD	Disable	Hold
D10	DOWN	15K	PD	Disable	Hold
D11	DOWN	15K	PD	Disable	Hold
MCLK	DOWN	15K	PD	Disable	Hold
PCLK	DOWN	15K	PD	Disable	Hold
HSYNC	DOWN	15K	PD	Disable	Hold
VSYNC	DOWN	15K	PD	Disable	Hold

Camera 1 (Rear)

Camera 2 (Front)



VDDIO_CAM	POR		Deep Sleep	
	PUPD	PinState	PUPD	After Wake
PBB0	None	Z	Config.	Hold
PBB3	None	Z	Config.	Hold
PBB4	None	Z	Config.	Hold
PBB5	None	Z	Config.	Hold
PBB6	None	Z	Config.	Hold
PBB7	None	Z	Config.	Hold
PCC1	UP	50K	PU	Config.
PCC2	UP	50K	PU	Reset





CW/0228  
Check SI





3.3V

1.8V




HDMI Conn.

All HDMI pins & powers leave NC when HDMI is not be used.






All VDAC pins & powers leave NC







CEC

0818 NC son't support CEC





VDDIO_BB	POR		Deep Sleep	
	PUPD	PinState	PUPD	After Wake
DATA0	UP	100K	PU	Disable
DATA1	UP	100K	PU	Disable
DATA2	UP	100K	PU	Disable
DATA3	UP	100K	PU	Config.
DATA4	UP	100K	PU	Config.
DATA5	UP	100K	PU	Disable
DATA6	UP	100K	PU	Disable
DATA7	UP	100K	PU	Disable
PV0	None	Z	Config.	Hold
PV1	None	Z	Config.	Hold



VDDIO_BB	POR		Deep Sleep	
	PUPD	PinState	PUPD	After Wake
DAP3_DIN	DOWN	100K	PD	Disable
DAP3_DOUT	DOWN	100K	PD	Disable
DAP3_FS	DOWN	100K	PD	Disable
DAP3_SCLK	DOWN	100K	PD	Disable



VDDIO_UART	POR		Deep Sleep	
	PUPD	PinState	PUPD	After Wake
PU0	None	Z	Disable	Hold
PU1	None	Z	Disable	Hold
PU2	None	Z	Disable	Hold
PU3	None	Z	Disable	Hold
PU4	None	Z	Disable	Hold
PU5	None	Z	Config.	Hold
PU6	None	Z	Config.	Hold




VDD_IO_AUDIO	POR			Deep Sleep	
	PUPD	PinState	PUPD	After Wake	
SPI2_SCK	UP	100K	PU	Disable	Reset
SPI2_CS0_N	UP	100K	PU	Disable	Reset
SPI2_CS1_N	UP	100K	PU	Config.	Hold
SPI2_CS2_N	UP	100K	PU	Config.	Hold
SPI2_MOSI	DOWN	100K	PD	Disable	Hold
SPI2_MISO	DOWN	100K	PD	Disable	Hold










SI2305DS 2nd Source  
07G005C69010 P-MOSFET EMF44P02J SOT-23  
07G005051130 P-MOSFET SI2305DS-T1-E3 SOT-2  
07G005051310 P-MOSFET NTR2101PT1G SOT-23  
07G00538101L P-MOSFET AP2305GN SOT-23

1.8V






Note:  
1. once USB1 is connected and USB1\_VBUS is a wake source, our EMC, CPU would run at max frequency and voltage.  
2. USB1\_VBUS must be powered when force recovery mode.  
3. USB1\_VBUS is powered with USB\_DP/N data transition, SW will recognize that a HOST PC is plugged in.











VDDIO_SDMMC1	POR		Deep Sleep	
	PUPD	PinState	PUPD	After Wake
GPIO_PV2	None	Z	Disable	Hold
GPIO_PV3	None	Z	Disable	Hold




VDDIO_SDMMC3	POR		Deep Sleep	
	PUPD	PinState	PUPD	After Wake
SDMMC3_DAT4	UP	15K	PU	Config.
SDMMC3_DAT5	UP	15K	PU	Config.
SDMMC3_DAT6	UP	15K	PU	Config.
SDMMC3_DAT7	UP	15K	PU	Config.










AD3	AD2	AD1	AD0	Determine Boot Device to be config.
0	0	0	0	eMMC primary x4
0	0	0	1	eMMC primary x8
0	0	1	0	eMMC secondary x4
0	0	1	1	NAND
0	1	0	0	NAND w/ block & page offset=1
0	1	0	1	Mobile LBA NAND
0	1	1	0	FlexMuxOneNAND
0	1	1	1	eSD x4
1	0	0	0	SPI Flash
1	0	0	1	SNOR (Muxed, x16)
1	0	1	0	SNOR (Muxed, x32)
1	0	1	1	SNOR (Non-Muxed, x16)
1	1	0	0	MuxOneNAND
1	1	0	1	SATA
1	1	1	0	eMMC secondary x8
1	1	1	1	Use fuse data

YM 0502  
DG05576900 V1.3 P75




AD5	AD4	Select Memory Type	SKU1&3	SKU2&4
0	0	ELPIDA DDR3LRS 256MBx4 EDJ2108EDBG-DJL-F	03006-00030900	
0	1	Hynix DDR3LM 256MBx4 H5TC2G83CFR-H9R	03006-00031200	
1	0	TBD		
1	1	TBD		

20120302

R100	R101	R102	R103
V	V	V	V
V	V	V	V
V	V	V	V


AD7	AD6	Select eMMC Type	SKU1&2	SKU3&4
0	0	HYNIX 8GB H26M42001FMR FBGA-153	03100-00120000	
0	1	Kingston 8GB KE44B-26BN FBGA169	05G002514010	
1	0	TBD		
1	1	TBD		

R96	R97	R98	R99
V	V	V	V
V	V	V	V
V	V	V	V












NAND_CLE	NAND_ALE	Description
0	0	Serial JTAG chain, MPCORE and AVP
0	1	MPCore only JTAG
1	0	AVP only JTAG
1	1	Reserved

RECOVERY	Description
0	USB Recovery Mode
1	Boot from secondary device



03006-00030900  
ELPIDA DDR3LRS 256MBx4 EDJ2108EDBG-DJL-F


03006-00031200  
Hynix DDR3LM 256MBx4 H5TC2G83CFR-H9R




**ASUS** Title :DDR3L  
ASUSTek COMPUTER INC. EPAD Engineer: Richard Lin  
Size C Project Name ME370T Rev 2.0  
Date: Tuesday, March 20, 2012 Sheet 19 of 60

eMMC I/F

MAX77663 SD2 (2A)



0906 NV add



03100-00120000  
HYNIX 8GB H26M42001FMR FBGA-153


05G002514010  
Kingston 8GB KE44B-26BN FBGA169

2.8V VDD\_PMU\_LD03\_2V8

MAX77663 LDO3






VCORE\_eMMC\_S

0906 NV add



YM 0502  
DG05576900 V1.3 P63


VDDIO\_HSMMC  
R120 4.7kR11  
R121 4.7kR1J  
CW/0320  
Change to 4.7k by Cardhu.



Footprint 12x16\_14x18 colay  
03100-00120000


### LCD PNL power Switch

**TPS63020 buck-boost**  
 3.3V +3VSUS → C160\_PNL



### LCD BL power Switch





2.8~5.5V




18bit LCD panel

10 LCD\_D[17:0]

EMI FILTER




TF201 0906 add



For Y3P and Y3M use  
As Y3P and Y3M are open, so  
connect pin 50, 2, 8, 10, 16,  
18 to GND


For Y3P and Y3M use  
As Y3P and Y3M are open, so connect pin 50 (D27),  
2 (D2), 8 (D10), 10 (D11), 16 (D16), 18 (D17) to GND






### LCD PNL power Switch

From +3VSUS

3.3V





### LCD BL power Switch




CON5 2nd source  
MATSUSHITA/AXT530124  
12G161H00307

### LVDS EMI Filter











**Ambient Light Sensor**




# Thermal Sensor 1



- Note:
1. Low pass filter (R=100ohm & C=1nF) to reduce CM/DIFF noise.
  2. THERM# & ALERT# provide open-drain, active low output.
  3. VDD power supply range is +3.0V to +3.6V.
  4. Route D+/D- tracks close together and w/ grounded guard.


# Gyro Sensor



- Note:
1. VDD power supply range is +1.8V to +3.6V.
  2. VIO max. voltage is VDD.
  3. VOH=0.9xVIO & VOL=0.3xVIO.
  4. VIH=0.8xVIO & VIL=0.2xVIO

Gyro AD0 High : I2C Address 1101001b  
Gyro AD0 Low : I2C Address 1101000b

# E-COMPASS



- Note:
1. DVDD power supply range is +1.7V to +2.8V.
  2. AVDD power supply range is +2.4V to +3.6V.
  3. Let VREG & VPP NC for reference.
  4. DRDY is +1.8V level out and active high.

ADDR	I2C Address
H	1Ph/read 1Eh/write
L	1Dh/read 1Ch/write



**Codec VDD 1.8V**

VDD\_1V8\_GEN ○ --- ○ VDD\_1V8\_CDC





0226

Codec 1.8V change to system 1.8V power  
VDD\_1V8\_GEN



PMU LDO5 change to camera 1.8V



**VDD 5V0 AC BAT**



**Codec Realtek ALC5642**





From 5V boost circuit

For once 5V boost unused

to 5V boost enable

Vin=5V









3V Power Supply for Touch

Touch interface

Reset

Interrupt

Connectivity refer to Touch sensor spec I/O




FPC2




PIN	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
Name	X30	X29	X28	X27	X26	X25	X24	X23	X22	X21	X20	X19	X18	X17	X16	X15	X14	X13	X12	X11
PIN	21	22	23	24	25	26	27	28	29	30	31									
Name	X10	X09	X08	X07	X06	X05	X04	X03	X02	X01	GND									

FPC1

PIN	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
Name	GND	Y23	Y22	Y21	Y20	Y19	Y18	Y17	Y16	Y15	Y14	Y13	Y12	Y11	Y10	Y09	Y08	Y07	Y06	Y05
PIN	21	22	23	24	25	26	27	28	29	30	31									
Name	Y04	Y03	Y02	Y01	GND	X36	X35	X34	X33	X32	X31									





		<b>Title :Coin Cell</b>	
ASUSTeK COMPUTER INC. EPAD		<b>Engineer: Richard Lin</b>	
Size B	Project Name <b>ME370T</b>	Rev 2.0	
Date: Tuesday, March 20, 2012		Sheet 30 of 60	




## MIPI



### 5M Camera (Rear)



### 1.2M Camera (Front)




J4 2nd source  
 PANASONIC/AXT520124  
 12G161H0020A





HOT\_RST# inverse for PMIC


Reset Button



PWRON Key long press RESET for PMIC




8pin Button Connector






### Power Button



### PWRBTN Logic



VDD\_5V0\_AC\_BAT

VPH\_PWR\_CHGR

BAT\_LOW#


Q21B UMG6K1N N/A

PMU\_ONKEY# >> PMU\_ONKEY# 50


Signal to MAX77663

PMU\_ONKEY# to MAX77663 EN0, check Polarity on PMU side


### Charger Related Signals






### Battery Voltage Low Detection





Unmount





Unmount





remove FM

remove FM audio interface,



remove proximity to 3G path control 0609








**SYSTEM**


**Power**



BAT=3V~4.2V  
VDD\_AC\_BAT

### +3VSUS POWER SUPPLY

**+3VSUS\_lout = 2.5A**  $I_q=50\mu A$ ,  $I_{sd}=1\mu A$




PS/SYNC	
Power Save Mode	GND (<0.4V)
PWM Mode	>1.2V
External Sync. Mode	External Clock

PS/SYNC , EN  
Hi ----> over 1.2V  
Low --> under 0.4V

### +5VSUS POWER SUPPLY

**+5VSUS\_lin = 1A**


$I_q=25\mu A$ ,  $I_{sd}=1\mu A$





SMB347\_DC\_IN from Docking Conn.

SMB347\_USB\_IN from Micro USB Conn.



PC8923 N/A  
1u6.3VX5RC2K  
rbs\_c0402\_h22\_000s

PC8921 N/A  
10uF/16V  
c0805

33 SMB347\_STAT

6.26,27.50 PWR\_I2C\_SCL  
6.26,27.50 PWR\_I2C\_SDA


33 SMB347\_SUSP\_CHGR

33 SMB347\_ACOK#

14.28 USB1\_DP  
14.28 USB1\_DN




33 SMB347\_USB51HC\_CHGR


Charger preset to LOW enable




Delete PR9131 because PU resistor is placed on page33(R294)

SMB347\_STAT





GPIOs Alternate Mode  
 GPIO0 Low-Power Mode Control Input  
 GPIO1 Flexible Power Sequencer Output  
 GPIO2 Flexible Power Sequencer Output  
 GPIO3 Flexible Power Sequencer Output  
 GPIO4 Status Output (I2C\_S0711)  
 GPIO5 S00 Dynamic Voltage Scaling Input  
 GPIO6 S01 Dynamic Voltage Scaling Input  
 GPIO7 Reference Output 1.20V buffered reference output.



For layout

MAX7668

Unmount  
 D\_SD3 Logic Level SD3 Default Voltage  
 MBATT (logic high) 1.35V  
 Unconnected 1.5V  
 GND (logic low) 1.2V

