

# Compal Confidential

Model Name : JE50-HR/SJV50-HR

Compal Project Name : P5WE0/P5WS0

File Name : LA-6901P

# Compal Confidential

## JE50-HR/SJV50-HR(P5WE0/P5WS0) M/B Schematics Document

Intel Sandy Bridge Processor with DDRIII + Cougar Point PCH


Nvidia N12P GS/GV

2011-02-08

REV: 2.0

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title
				Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number JE50-HR/SJV50-HR M/B Schematics
				Date: Wednesday, June 08, 2011 Sheet 1 of 61

Fan Control  
page 42



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagrams
Customer			Document Number	Rev
Date: Wednesday, June 08, 2011			JE50-HR/SJV50-HR M/B Schematics	E
Sheet			2	of 81

## Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.05VSDGPU	+1.0VSPDGPU to +1.0VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.05VS_VTT	+1.05VS_VCCPP to +1.05VS_VCCP switched power rail for CPU	ON	OFF	OFF
+1.05VS_PCH	+1.05VS_VCCP to +1.05VS_PCH power for PCH	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+1.5VSDGPU	+1.5VS to +1.5VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF
+1.8VSDGPU	+1.8VS to +1.8VSDGPU switched power rail for GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VALW_EC	+3VALW always to KBC	ON	ON	ON*
+3V_LAN	+3VALW to +3V_LAN power rail for LAN	ON	ON	ON*
+3VALW_PCH	+3VALW to +3VALW_PCH power rail for PCH (Short Jumper)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5VALW_PCH	+5VALW to +5VALW_PCH power rail for PCH (Short resistor)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

### EC SM Bus1 address

### EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011Xb		

### PCH SM Bus address

Device	Address
Clock Generator (9LVS3199AKLFT, RTM890N-631-VB-GRT)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

### 3G & BT & USB3.0 & USB20 Config

3G SKU: 3G@ USB30 SKU: USB30@ OPTMIUS SKU: OPT@  
 BT SKU: BT@ USB20 SKU: USB20@ Non-OPTMIUS SKU: NOPT@  
 LAN Chip A0 version: A0@ N12P-GS:GS@  
 LAN chip B0 Version: B0@ N12P-GV:GV@

### BOM Config

UMA Only: BT@3G@/USB30@/UMA@/UMAO@/NOPT@/A0@  
 OPTMIUS (N12P-GS): BT@3G@/USB30@/UMA@/DIS@/X76@/OPT@/A0@/GS@  
 DIS Only (N12P-GS): BT@3G@/USB30@/DISO@/DIS@/X76@/NOPT@/A0@/GS@  
 OPTMIUS (N12P-GV): BT@3G@/USB30@/UMA@/DIS@/X76@/OPT@/A0@/GV@  
 DIS Only (N12P-GV): BT@3G@/USB30@/DISO@/DIS@/X76@/NOPT@/A0@/GV@  
 VRAM P/N :  
 64\*16  
 Samsung : SA000035700  
 Hynix : SA000032400/SA0000324C0  
 128\*16  
 Samsung : SA00003MQ40  
 Hynix : SA00003VS00

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

### Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

EVT  
 EVT2  
 DVT  
 PVT  
 Pre-MP

### BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	0.4
4	1.0
5	
6	
7	

### BTO Option Table

BTO Item	BOM Structure
UMA Only	UMAO@
UMA with OPTIMUS	UMA@
Dis with OPTIMUS	DIS@
DIS Only	DISO@
OPTIMUS	OPT@
Non-OPTIMUS	NOPT@
3G	3G@
Blue Tooth	BT@
USB2.0	USB20@
USB3.0	USB30@
VRAM	X76@
Connector	CONN@
Unpop	@
LAN Chip A0 version	A0@
LAN Chip B0 version	B0@
N12P-GS	GS@
N12P-GV	GV@

### USB Port Table



USB 2.0	USB 1.1	Port	3 External USB Port	
EHCI1	UHCI0	0	USB/B (Right Side)	
		1	USB/B (Right Side)	
	UHCI1	2	USB3.0 colay USB2.0 Conn.	
		3	USB/B Colay USB3.0	
	UHCI2	UHCI2	4	
			5	
6				
7				
EHCI2	UHCI4	8	Mini Card 1(WLAN)	
		9	3G/B(WWAN)	
	UHCI5	10	Camera	
		11	Mini Card 2(Reserved)	
		12	3G/B(SIM Card)	
UHCI6	13	BlueTooth		

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List
Customer			Document Number	Rev
Date: Wednesday, June 08, 2011			JE50-HR/SJV50-HR M/B Schematics	E
Sheet			3	of 81

ZZZ  
DA6000KC10




eDP\_COMPPIO and ICOMPO signals should be shorted near balls,  
Trace Width for EDP\_COMPPIO=4mils,  
EDP\_ICOMPO=12mils,  
and both length less than 500 mils...  
should not be left floating  
,even if disable eDP function...




Intel(R) FDI  
PCI EXPRESS\* - GRAPHICS

Signal	Connector	Pin	Value	Notes
PEG_RX#0	K33	PEG GTX C HRX N15 C46	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX N15
PEG_RX#1	M35	PEG GTX C HRX N14 C49	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX N14
PEG_RX#2	L34	PEG GTX C HRX N13 C51	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX N13
PEG_RX#3	J32	PEG GTX C HRX N12 C53	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX N12
PEG_RX#4	H34	PEG GTX C HRX N11 C60	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX N11
PEG_RX#5	H34	PEG GTX C HRX N10 C71	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX N10
PEG_RX#6	H34	PEG GTX C HRX N9 C75	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX N9
PEG_RX#7	G33	PEG GTX C HRX N8 C82	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX N8
PEG_RX#8	G30	PEG GTX C HRX N7 C92	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX N7
PEG_RX#9	F35	PEG GTX C HRX N6 C93	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX N6
PEG_RX#10	F34	PEG GTX C HRX N5 C102	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX N5
PEG_RX#11	E32	PEG GTX C HRX N4 C111	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX N4
PEG_RX#12	D33	PEG GTX C HRX N3 C113	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX N3
PEG_RX#13	D31	PEG GTX C HRX N2 C125	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX N2
PEG_RX#14	B33	PEG GTX C HRX N1 C129	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX N1
PEG_RX#15	C32	PEG GTX C HRX N0 C144	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX N0
PEG_RX#0	J33	PEG GTX C HRX P15 C47	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX P15
PEG_RX#1	L35	PEG GTX C HRX P14 C50	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX P14
PEG_RX#2	K34	PEG GTX C HRX P13 C52	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX P13
PEG_RX#3	H35	PEG GTX C HRX P12 C56	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX P12
PEG_RX#4	H32	PEG GTX C HRX P11 C66	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX P11
PEG_RX#5	G34	PEG GTX C HRX P10 C68	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX P10
PEG_RX#6	F33	PEG GTX C HRX P9 C81	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX P9
PEG_RX#7	F33	PEG GTX C HRX P8 C86	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX P8
PEG_RX#8	F30	PEG GTX C HRX P7 C89	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX P7
PEG_RX#9	F35	PEG GTX C HRX P6 C100	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX P6
PEG_RX#10	F33	PEG GTX C HRX P5 C105	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX P5
PEG_RX#11	E32	PEG GTX C HRX P4 C106	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX P4
PEG_RX#12	D34	PEG GTX C HRX P3 C117	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX P3
PEG_RX#13	C31	PEG GTX C HRX P2 C119	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX P2
PEG_RX#14	C33	PEG GTX C HRX P1 C135	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX P1
PEG_RX#15	B32	PEG GTX C HRX P0 C138	1	2 DIS@ 0.22U 0402 10V6K PEG GTX HRX P0
PEG_TX#0	M29	PEG HTX GRX N15 C516	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX N15
PEG_TX#1	M32	PEG HTX GRX N14 C520	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX N14
PEG_TX#2	M31	PEG HTX GRX N13 C529	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX N13
PEG_TX#3	L32	PEG HTX GRX N12 C534	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX N12
PEG_TX#4	L29	PEG HTX GRX N11 C538	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX N11
PEG_TX#5	K31	PEG HTX GRX N10 C540	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX N10
PEG_TX#6	K28	PEG HTX GRX N9 C542	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX N9
PEG_TX#7	J30	PEG HTX GRX N8 C544	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX N8
PEG_TX#8	J28	PEG HTX GRX N7 C546	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX N7
PEG_TX#9	H23	PEG HTX GRX N6 C548	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX N6
PEG_TX#10	G27	PEG HTX GRX N5 C550	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX N5
PEG_TX#11	E29	PEG HTX GRX N4 C552	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX N4
PEG_TX#12	F27	PEG HTX GRX N3 C554	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX N3
PEG_TX#13	D28	PEG HTX GRX N2 C556	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX N2
PEG_TX#14	F28	PEG HTX GRX N1 C558	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX N1
PEG_TX#15	E25	PEG HTX GRX N0 C560	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX N0
PEG_TX#0	M28	PEG HTX GRX P15 C515	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX P15
PEG_TX#1	M33	PEG HTX GRX P14 C528	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX P14
PEG_TX#2	M30	PEG HTX GRX P13 C533	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX P13
PEG_TX#3	L31	PEG HTX GRX P12 C536	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX P12
PEG_TX#4	K28	PEG HTX GRX P11 C539	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX P11
PEG_TX#5	K30	PEG HTX GRX P10 C541	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX P10
PEG_TX#6	K27	PEG HTX GRX P9 C543	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX P9
PEG_TX#7	J29	PEG HTX GRX P8 C545	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX P8
PEG_TX#8	J27	PEG HTX GRX P7 C547	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX P7
PEG_TX#9	H28	PEG HTX GRX P6 C549	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX P6
PEG_TX#10	G28	PEG HTX GRX P5 C551	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX P5
PEG_TX#11	F28	PEG HTX GRX P4 C553	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX P4
PEG_TX#12	F28	PEG HTX GRX P3 C555	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX P3
PEG_TX#13	D27	PEG HTX GRX P2 C557	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX P2
PEG_TX#14	E26	PEG HTX GRX P1 C559	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX P1
PEG_TX#15	D25	PEG HTX GRX P0 C561	1	2 DIS@ 0.22U 0402 10V6K PEG HTX C GRX P0






PEG\_ICOMPI and PEG\_ROMPO signals should be shorted and routed,  
max length = 500 mils, trace width=4mils  
PEG\_ICOMPO signals should be routed with - max  
length = 500 mils, trace width=12mils  
spacing =15mils




Sandy Bridge\_rPGA\_Rev0p61  
CONN@

↑  
Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)

Security Classification	Compal Secret Data		Title
Issued Date	2011/02/08	Deciphered Date	2012/02/08
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Processor(1/7) DMI,FDI,PEG JE50-HR/SJV50-HR M/B Schematics Date: Wednesday, June 08, 2011 Sheet 4 of 61




Security Classification	Compal Secret Data		Title	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA&E DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				PROCESSOR(2/7) PM,XDP,CLK
				JES0-HR/SJV50-HR M/B Schematics
				Rev E
				Date: Wednesday, June 08, 2011
				Sheet 5 of 61





Sandy Bridge\_rPGA\_Rev0p61 CONN@

Sandy Bridge\_rPGA\_Rev0p61 CONN@




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev E
				JES0-HR/SJV50-HR M/B Schematics	
				Date	Wednesday, June 08, 2011
				Sheet	6 of 61


# CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed







Display Port Presence Strap	
CFG4	* 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port



PCIe Port Bifurcation Straps	
CFG[6:5]	*11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled








PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training





Sandy Bridge rPGA Rev0p61

Security Classification	Compal Secret Data		Title	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAZ DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR(5/7) PWR,BYPASS
Date: Wednesday, June 08, 2011				Document Number: JES0-HR/SJV50-HR M/B Schematics
Date: Wednesday, June 08, 2011				Rev E






VCCSA				
VID0	VID1	Vout	2011CPU	2012CPU
0	0	0.9V	V	V
0	1	0.8V	V	V
1	0	0.725V	X	V
1	1	0.675V	X	V





Security Classification		Compal Secret Data		Title	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev E
				JES0-HR/SJV50-HR M/B Schematics	
Date: Wednesday, June 08, 2011				Sheet	10 of 61




All VREF traces should have 10 mil trace width


Layout Note:  
Place near JDIMM1




R05 modify



Layout Note:  
Place near JDIMM1.203,204




R05 modify




<Address(SA1,SA0): 00>  
DIMM\_1 Reserve H:8mm

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2011/02/08	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	DDR III DIMMA
			Size	JES0-HR/JV50-HR M/B Schematics
			Date	Wednesday, June 08 2011
			Sheet	11 of 61




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2011/02/08	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	DDRIII DIMMB
			Size	JES0-HR/JV50-HR M/B Schematics
			Date:	Wednesday, June 08 2011
			Sheet	12 of 61



**INTVRMEN**


- \* H : Integrated VRM enable
- L : Integrated VRM disable

(INTVRMEN should always be pull high.)














**HDA\_SDO as Capella ME override (GPIO33)**


- \* ME debug mode this signal has a weak internal PD Low = Disabled (Default)
- High = Enabled [Flash Descriptor Security Override]



This signal has a weak internal pull-down  
On Die PLL VR Select is supplied by  
\* 1.5V when sampled high  
1.8V when sampled low  
Needs to be pulled High for Huron River platform




change to port1 cause by intel SATA II issue (20110201)









	GPIO21
Switchable GPU	0
*Non-Switchable	1

Boot BIOS Strap		
Boot BIOS	GPIO51	GPIO19
LPC	0	0
Reserved	0	1
-	1	0
* SPI	1	1



Security Classification	Compal Secret Data		Title	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
PCH (1/8) SATA, HDA, SPI, LPC, XDP			JE50-HR/SJV50-HR M/B Schematics	
Date:	Wednesday, June 08, 2011	Sheet	13	of 61




**GPIO67**






DGPU_PRSNTR	0
UMA	1

**Security Classification**



Security Classification	Compal Secret Data
Issued Date	2011/02/08
Deciphered Date	2012/02/08

**THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.**










not support Deep S4,S5 mux with SUS\_PWR\_DN\_ACK




not support AMT APWROK can mux with PWROK (check list1.0 P.40)



Ring Indicator CRBl.0 PH 10K +3VALW

System Power Management




not support Deep S4,S5 DPWROK mux with PWROK check list1.0 P.42

PCH\_PCIE\_WAKE# 35,38,39,46 R05 modify



Can be left NC when IAMT is not support on the platform


not support Deep S4,S5 can NC PCH EDS1.2 P.74




Security Classification	Compal Secret Data	
Issued Date	2011/02/08	Deciphered Date
		2012/02/08
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
Title	PCH (3/8) DMI, FDI, PM,
Document Number	JE50-HR/SJV50-HR M/B Schematics
Date:	Wednesday, June 08, 2011
Sheet	15 of 61


Rev E



Pull high at LVDS conn side.



Digital Display Interface





SDVO\_CTRLDATA strap pull high at level shift page

HDMI D2  
HDMI D1  
HDMI D0  
HDMI CLK

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA&E DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>JES0-HR/SJV50-HR M/B Schematics</b> Date: Wednesday, June 08, 2011
				Rev E
				Sheet 16 of 81










**GPIO51 Internal pull high**

Boot BIOS Strap bit1 BBS1

GNT1# / GPIO51	Bit11 Bit10		Destination
	Bit11	Bit10	
GNT1# / GPIO51	0	1	Reserved
	1	0	PCI
	1	1	SPI
	0	0	LPC





USB/B (Right side)  
USB Conn. Colay USB3.0  
USB/B (Right side)  
USB/B (Right side), colay USB3.0

Some PCH config not support USB port 6 & 7.

Mini Card 1 (WLAN)  
3G/B (WWAN)  
CMOS Camera (LVDS)  
Mini2 Card 2 (Reserved)  
3G/B (SIM Card)  
BlueTooth


Within 500 mils

R03 modify




GPIO28 HDA\_SYNC PH(PLL +=1.5VS)  
 On-Die PLL Voltage Regulator  
 This signal has a weak internal pull up

\* H : On-Die voltage regulator enable  
 L : On-Die PLL Voltage Regulator disable





Deep S4,S5 wake event signal  
 RTC alarm,Power BTN,GPIO27  
 PCH\_GPIO27 (Have internal Pull-High)  
 Deep S4,S5 wake event signal  
 No use PD to GND Check list1.0 P.70






GPIO38 OPTIMUS\_EN#

	GPIO38
OPTIMUS	0
Non-OPTIMUS	1





GPIO24 Unmultiplexed  
 NOTE: GPIO24 configuration register bits are not cleared by CF9h reset event.  
 CRB1.0 PH10K to +3VALW



PECI CPU-EC  
 CTRL+ALT+DEL  
 non CPU power ok  
 130 degree  
 shut down


INIT3\_3V Checklist 1.0 P.59  
 This signal has weak internal PU, can't pull low, leave NC  
 TS\_VSSI-4  
 PD to GND



Project ID	GPIO69	GPIO70
* P5WE0	0	0
P7YE0	0	0
x	1	0
x	1	1

	GPIO71
PCH_GPIO71	
*VRAM 800 MHz	0
VRAM 900 MHz	1

+VCCADAC should be powered up during S0 system state. Note that Thermal Sensor shares the same power supply rail with DAC




On-Die PLL Voltage Regulator  
H: On-Die PLL voltage regulator enable  
VCCFDIPLL, VCCAPLLEXP, VCCAPLLDMI2, VCCAPLLSATA

GPI028  
On-Die PLL Voltage Regulator  
H: On-Die PLL voltage regulator enable  
VCCFDIPLL, VCCAPLLEXP, VCCAPLLDMI2

+1.5VS  
+VCCAFDI\_VRM  
R257 0.0803 5%  
VCCVRM==>1.5V FOR MOBILE  
VCCVRM==>1.8V FOR DESKTOP  
VCCVRM = 160mA detal waiting for newest spec  
HDA\_SYNC PH (PLL =+1.5VS)



PCH Power Rail Table			
Voltage Rail	Voltage	80 Iccmax Current(A)	
V_PROC_IO	1.05	0.001	Processor I/F
V5REF	5	0.001	PCH Core Well Reference Voltage
V5REF_Sus	5	0.001	Suspend Well Reference Voltage
Vcc3_3	3.3	0.266	I/O Buffer Voltage
VccADAC	3.3	0.001	Display DAC Analog Power. This power is supplied by the core well.
VccADPLLA	1.05	0.08	Display PLL A power
VccADPLLB	1.05	0.08	Display PLL B power
VccCore	1.05	1.3	Internal Logic Voltage
VccDMI	1.05	0.042	DMI Buffer Voltage
VccIO	1.05	2.925	Core Well I/O buffers
VccASW	1.05	1.01	1.05 V Supply for Intel R Management Engine and Integrated LAN
VccSPI	3.3	0.02	3.3 V Supply for SPI Controller Logic
VccDSW	3.3	0.003	3.3v supply for Deep S4/S5 well
VccpNAND	1.8	0.19	1.8V power supply for DF_TV5
VccRTC	3.3	6 uA	Battery Voltage
VccSus3_3	3.3	0.266	Suspend Well I/O Buffer Voltage
VccSusHDA	3.3 / 1.5	0.01	High Definition Audio Controller Suspend Voltage
VccVRM	1.8 / 1.5	0.16	1.8 V Internal PLL and VRMs (1.8 V for Desktop)
VccCLKDMI	1.05	0.02	DMI Clock Buffer Voltage
VccSSC	1.05	0.095	Spread Modulators Power Supply
VccDFIFCLKN	1.05	0.055	Differential Clock Buffers Power Supply
VccALVDS	3.3	0.001	Analog power supply for LVDS (Mobile Only)
VccTX_LVDS	1.8	0.06	Analog power supply for LVDS (Mobile Only)

Have internal VRM





VCC3\_3 = 266mA detail waiting for newest spec  
VCCDMI = 42mA detail waiting for newest spec










Security Classification	Compal Secret Data		Title	Compal Electronics, Inc. PCH (8/9) PWR	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Document Number	JES0-HR/SJV50-HR M/B Schematics
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Date:	Wednesday, June 08, 2011	Sheet 20 of 61








Security Classification		Compal Secret Data		Title	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (9/9) VSS	
Date: Wednesday, June 08, 2011				Document Number	
Date: Wednesday, June 08, 2011				JES0-HR/SJV50-HR M/B Schematics	
Date: Wednesday, June 08, 2011				Rev E	
Date: Wednesday, June 08, 2011				Sheet 21 of 61	



GPIO	I/O	USAGE
GPIO0	IN	N/A
GPIO1	IN	HPD_IFPC
GPIO2	OUT	N/A
GPIO3	OUT	N/A
GPIO4	OUT	N/A
GPIO5	OUT	GPU Core VID0
GPIO6	OUT	GPU Core VID1
GPIO7	OUT	N/A
GPIO8	IN	OVERT
GPIO9	OUT	ALERT
GPIO10	OUT	N/A
GPIO11	OUT	N/A
GPIO12	IN	PWR_LEVEL
GPIO13	OUT	N/A
GPIO14	OUT	N/A






# VRAM Interface



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title N12P_VRAM 2/9
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Date:	Wednesday, June 08, 2011	Sheet	23	of 61

For GB2-128 & GB2b-128 colayout....



For N12P-GS strap table

GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N12P-GS	800 MHz	64M*16*8 1GB	Hynix SA000032420	R481 PU 45K	R461 PD 35K	R459 PD 25K	NC	NC	R453 PD 5K	R127 PD 10K	R125 PU 15K
N12P-GS	900 MHz	64M*16*8 1GB	Hynix SA000041S40	R481 PU 45K	R461 PD 35K	R459 PD 25K	NC	NC	R453 PD 15K	R127 PD 10K	R125 PU 15K
N12P-GS	900 MHz	64M*16*8 1GB	Samsung SA00004GS10	R481 PU 45K	R461 PD 35K	R459 PD 25K	NC	NC	R453 PD 20K	R127 PD 10K	R125 PU 15K
N12P-GS	800 MHz	128M*16*8 2GB	Samsung SA00003MQ60	R481 PU 45K	R461 PD 35K	R459 PD 25K	NC	NC	R453 PD 45K	R127 PD 10K	R125 PU 15K
N12P-GS	800 MHz	128M*16*8 2GB	Hynix SA00003VS10	R481 PU 45K	R461 PD 35K	R459 PD 25K	NC	NC	R453 PD 35K	R127 PD 10K	R125 PU 15K


For N12P-GV (ES) strap table

GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N12P-GV(ES)	800 MHz	64M*16*4 512MB	Hynix SA000032420	R481 PU 45K	R461 PD 35K	R480 PU 45K	R777 PD 15K	R775 PD 20K	R453 PD 5K	R128 PD 10K	R125 PU 15K
N12P-GV(ES)	900 MHz	64M*16*4 512MB	Hynix SA000041S40	R481 PU 45K	R461 PD 35K	R480 PU 45K	R777 PD 15K	R775 PD 20K	R453 PD 15K	R128 PD 10K	R125 PU 15K
N12P-GV(ES)	900 MHz	64M*16*4 512MB	Samsung SA00004GS10	R481 PU 45K	R461 PD 35K	R480 PU 45K	R777 PD 15K	R775 PD 20K	R453 PD 20K	R128 PD 10K	R125 PU 15K
N12P-GV(ES)	800 MHz	128M*16*4 1GB	Samsung SA00003MQ60	R481 PU 45K	R461 PD 35K	R480 PU 45K	R777 PD 15K	R775 PD 20K	R453 PD 45K	R128 PD 10K	R125 PU 15K
N12P-GV(ES)	800 MHz	128M*16*4 1GB	Hynix SA00003VS10	R481 PU 45K	R461 PD 35K	R480 PU 45K	R777 PD 15K	R775 PD 20K	R453 PD 35K	R128 PD 10K	R125 PU 15K


For N12P-GV-OP-B-A1 strap table

GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N12P-GV-OP-B-A1	800 MHz	64M*16*4 512MB	Hynix SA000032420	R481 PU 45K	R461 PD 35K	R459 PD 5K	R777 PD 15K	R775 PD 10K	R453 PD 5K	R128 PD 10K	R125 PU 5K
N12P-GV-OP-B-A1	900 MHz	64M*16*4 512MB	Hynix SA000041S40	R481 PU 45K	R461 PD 35K	R459 PD 5K	R777 PD 15K	R775 PD 10K	R453 PD 15K	R128 PD 10K	R125 PU 5K
N12P-GV-OP-B-A1	900 MHz	64M*16*4 512MB	Samsung SA00004GS10	R481 PU 45K	R461 PD 35K	R459 PD 5K	R777 PD 15K	R775 PD 10K	R453 PD 20K	R128 PD 10K	R125 PU 5K
N12P-GV-OP-B-A1	800 MHz	128M*16*4 1GB	Samsung SA00003MQ60	R481 PU 45K	R461 PD 35K	R459 PD 5K	R777 PD 15K	R775 PD 10K	R453 PD 45K	R128 PD 10K	R125 PU 5K
N12P-GV-OP-B-A1	800 MHz	128M*16*4 1GB	Hynix SA00003VS10	R481 PU 45K	R461 PD 35K	R459 PD 5K	R777 PD 15K	R775 PD 10K	R453 PD 35K	R128 PD 10K	R125 PU 5K







Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>N12P POWER &amp; GND 4/9</b> Document Number <b>JES0-HR/SJV50-HR M/B Schematics</b>
Date:	Wednesday, June 08, 2011	Sheet	25	of 61




N12P-GV1-A1\_BGA973

DIS@



For Cost Down 2/21






N12P-GV1-A1\_BGA973

DIS@

Security Classification		Compal Secret Data		Title	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ANY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N12P POWER & GND 5/9	
Date: Wednesday, June 08, 2011				Sheet 26 of 61	

# VRAM DDR3 chips (1GB)

64Mx16 DDR3 \*8==>1GB



Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		
	LOW	HIGH



Command Bit	Default Pull-down
ODT#	10k
CKE#	10k
RST	10k
CS*	No Termination

CMDA2	R397	1	DIS@	2	10K	0402	5%
CMDA3	R398	1	DIS@	2	10K	0402	5%
CMDA5	R399	1	DIS@	2	10K	0402	5%
CMDA18	R401	1	DIS@	2	10K	0402	5%
CMDA19	R400	1	DIS@	2	10K	0402	5%

Samsung : SA000035700 (S IC D3 64MX16 K4W1G1648E-HC12 FBGA 96P)  
 Hynix : SA000032400 (S IC D3 64MX16 H5TQ1G63BFR-12C FBGA 1.5V )  
 AMD :SA00003PF10  
 (S IC D3 64M16/800 23EY2387MB-12 PG-TFPGA 96P 1.5V)

# VRAM DDR3 chips (1GB)


64Mx16 DDR3 \*8==>1GB



Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		
	LOW	HIGH

# VRAM DDR3 chips (1GB)

64Mx16 DDR3 \*8==>1GB











Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		




Command Bit	Default Pull-down
ODTx	10k
CKEx	10k
RST	10k
CS*	No Termination

# VRAM DDR3 chips (1GB)






64Mx16 DDR3 \*8==>1GB




Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available	LOW	HIGH



### LCD/LED PANEL Conn.




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	LVDS Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA222 CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	JE50-HR/SJV50-HR M/B Schematics	
Date:	Wednesday, June 08, 2011	Sheet	31	of 81	




For DISO only  
L22, L24, L26  
use 0 Ohm

CRB1.0 use 47ohm@100Mhz Bead



SM110012010 300ma 120ohm@100mhz DCR 0.4



**UMA Only / OPTIMUS**


16	PCH_CRT_R	PCH_CRT_R	R420	UMA@	1	0.0402_5%	CRT_R
16	PCH_CRT_G	PCH_CRT_G	R424	UMA@	1	0.0402_5%	CRT_G
16	PCH_CRT_B	PCH_CRT_B	R422	UMA@	1	0.0402_5%	CRT_B
16	PCH_CRT_HSYNC	PCH_CRT_HSYNC	R428	UMA@	1	33_0402_5%	CRT_HSYNC
16	PCH_CRT_VSYNC	PCH_CRT_VSYNC	R426	UMA@	1	33_0402_5%	CRT_VSYNC
16	PCH_CRT_CLK	PCH_CRT_CLK	R506	UMA@	1	0.0402_5%	CRT_DDC_CLK
16	PCH_CRT_DATA	PCH_CRT_DATA	R501	UMA@	1	0.0402_5%	CRT_DDC_DATA

**Discrete only**

22	VGA_CRT_R	VGA_CRT_R	R419	DISO@	1	0.0402_5%	CRT_R
22	VGA_CRT_G	VGA_CRT_G	R423	DISO@	1	0.0402_5%	CRT_G
22	VGA_CRT_B	VGA_CRT_B	R421	DISO@	1	0.0402_5%	CRT_B
22	VGA_CRT_HSYNC	VGA_CRT_HSYNC	R427	DISO@	1	0.0402_5%	CRT_HSYNC
22	VGA_CRT_VSYNC	VGA_CRT_VSYNC	R425	DISO@	1	0.0402_5%	CRT_VSYNC
22	VGA_DDC_CLK	VGA_DDC_CLK	R505	DISO@	1	0.0402_5%	CRT_DDC_CLK
22	VGA_DDC_DATA	VGA_DDC_DATA	R509	DISO@	1	0.0402_5%	CRT_DDC_DATA



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT Connector	
Date: Wednesday, June 08, 2011				Sheet	32 of 81







UMA	
16 PCH_DPB_N0	C280 UMA@ 2 1 0.1U_0402_10V7K HDMI TX2-
16 PCH_DPB_P0	C281 UMA@ 2 1 0.1U_0402_10V7K HDMI TX2+
16 PCH_DPB_N1	C283 UMA@ 2 1 0.1U_0402_10V7K HDMI TX1-
16 PCH_DPB_P1	C282 UMA@ 2 1 0.1U_0402_10V7K HDMI TX1+
16 PCH_DPB_N2	C287 UMA@ 2 1 0.1U_0402_10V7K HDMI TX0-
16 PCH_DPB_P2	C286 UMA@ 2 1 0.1U_0402_10V7K HDMI TX0+
16 PCH_DPB_N3	C285 UMA@ 2 1 0.1U_0402_10V7K HDMI CLK-
16 PCH_DPB_P3	C284 UMA@ 2 1 0.1U_0402_10V7K HDMI CLK+


DIS	
24 VGA_HDMI_TXD2-	C234 DISO@ 1 0.1U_0402_10V7K HDMI TX2-
24 VGA_HDMI_TXD2+	C235 DISO@ 1 0.1U_0402_10V7K HDMI TX2+
24 VGA_HDMI_TXD1-	C237 DISO@ 1 0.1U_0402_10V7K HDMI TX1-
24 VGA_HDMI_TXD1+	C236 DISO@ 1 0.1U_0402_10V7K HDMI TX1+
24 VGA_HDMI_TXD0-	C241 DISO@ 1 0.1U_0402_10V7K HDMI TX0-
24 VGA_HDMI_TXD0+	C240 DISO@ 1 0.1U_0402_10V7K HDMI TX0+
24 VGA_HDMI_TXC-	C239 DISO@ 1 0.1U_0402_10V7K HDMI CLK-
24 VGA_HDMI_TXC+	C238 DISO@ 1 0.1U_0402_10V7K HDMI CLK+







SM070001310 400ma 90ohm@100mhz DCR 0.3





INTEL use 680 Ohm for termination in DG 1.5






NV use 499 Ohm for termination






Security Classification	Compal Secret Data		Title	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	HDMI Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Date:	Wednesday, June 08, 2011	Sheet	33	of 61




change to port1 cause by intel  
SATA II issue (20110201)




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title
				HDD & ODD Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAEP DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev JE50-HR/SJV50-HR M/B Schematics Date: Wednesday, June 08, 2011
				Sheet 34 of 81




	SPROM_CLK (EECLK)	SPROM_DOUT (EEDATA)
On chip	1	0
AT24C02	1	1








BOTH HAND: S X'FORM\_ GST5009-D LF LAN, SP050006B00  
 TIMAG: S X'FORM\_ IH-160 LAN , SP050006F00




### LAN Connector



### Card Reader Connector





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JE50-HR/SJV50-HR M/B Schematics	E
Date:	Wednesday, June 08, 2011	Sheet	36	of 61	




CONFIDENTIAL

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	RTS5138 Card Reader
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJAPUSTON DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JE50-HR/SJV50-HR M/B Schematics
				Date:	Wednesday, June 08, 2011
				Sheet	37 of 61

# For Wireless LAN




# Reserve




# For 3G / GPS


## To 3G Module Connect




### USB3.0 Conn.










### USB/B Conn.























### BT Conn.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB / BT / USBB	
Date: Wednesday, June 08, 2011				Sheet 39 of 61	














**Board ID**  
Analog Board ID definition,  
Please see page 3.




Security Classification	Compal Secret Data		Title	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	EC ENE-KB930
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Customer	Document Number			Rev
	JES0-HR/SJV50-HR M/B Schematics			E
Date	Wednesday, June 08, 2011			Sheet 40 of 61







Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BIOS, I/O Port & K/B Connector	
				Document Number	Rev
				Customer	JE50-HR/SJV50-HR M/B Schematics
				Date	Wednesday, June 08, 2011
				Sheet	41 of 81




(output = 300 mA)







Place near Pin46


















Place near Pin39




Place near Pin25, 38



### HD Audio Codec




Security Classification	Compal Secret Data		Title	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	HD Audio Codec ALC271X
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				
Document Number	JE50-HR/SJV50-HR M/B Schematics		Rev	E
Date	Wednesday, June 08, 2011	Sheet	42	of 61



### FAN Stand-Off


### JUSB3 Stand-Off



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	FAN & Screw Hole
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom JE50-HR/SJV50-HR M/B Schematics	E
				Date: Wednesday, June 08, 2011	Sheet 43 of 61



For Cost Down 2/21

**+5VALW TO +5VS**




For Cost Down 2/21

**+1.5V to +1.5VS**





For Cost Down 2/21






**+3VALW TO +3VS**



**+3VALW TO +3VALW\_PCH(PCH AUX Power)**




**+5VALW TO +5VALW\_PCH(PCH AUX Power)**




Security Classification	Compal Secret Data		Title	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	DC Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>JE50-HR/SJV50-HR M/B Schematics</b> Date: Wednesday, June 08, 2011
Date: Wednesday, June 08, 2011				Sheet 44 of 81


**+1.05VS\_VTT to +1.05VSDGPU for GPU**





**+1.8VS to +1.8VSDGPU for GPU**



**+1.5VSDGPUH to +1.5VSDGPU for GPU**



**+3VS to +3VSDGPU for GPU**











For Cost Down 2/21

For Cost Down 2/21







ME interfeer, not pop!!

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title
				DC Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev JE50-HR/SJV50-HR M/B Schematics
Date:	Wednesday, June 08, 2011	Sheet	45	of 81



Can be attach to EC, either.

PCI Express/ExpressCard select signal  
1: others  
2: Express Card or Mini card








Pin compare table for support USB remote wakeup or not

	AUXDET(Pin J2)	CSEL(Pin P6)	CLK
Support USB remote wakeup	pull high 10k to VDD33	Tied to GND	Must use 24MHz crystal: mount Y1,R19,C40,C41
Not support USB remote wakeup	Tied to GND	pull high to VDD33	Can use either 48MHz or 24MHz When use 48MHz clock: mount R22,R25

UPD720200AF1-DAP-A-F8GA176-0 USB30@

Security Classification	Compal Secret Data
Issued Date	2011/02/08
Deciphered Date	2012/02/08
Title	
USB3.0 PD720200	
Document Number	
Date: Wednesday, June 08, 2011	
Sheet 46 of 61	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>JES0-HR/SJV50-HR M/B Schematics</b> Date: Wednesday, June 08, 2011
			Sheet 47	of 61

Tada=0~4.74A(90W/19V=4.736A)

ADP\_I = 19.9\*Iadapter\*Rsense

CP = 85%\*Iada ; CP = 4.07A

PC181 and PC182 reserve for EMI Isen solution




**CP mode**  
 $I_{input} = (1/0.02) (0.05 * V_{ac1m} / 2.39 + 0.05)$   
 where  $V_{ac1m} = 1.502V$ ,  $I_{input} = 4.07A$

BATT Type	Charging Voltage (0x15)	CV mode
Normal 3S LI-ON Cells	12600mV	12.60V


**CC=0.6~4.48A**  
 $I_{REF} = 0.7224 * I_{charge}$   
 $I_{REF} = 0.43V \sim 3.24V$

K1  
 $V_{chlim} = I_{ref} * (PR374 / (PR372 + PR374))$   
 $= I_{ref} * (100K / (80.6K + 100K))$   
 $= I_{ref} * 0.5537$   
 $I_{charge} = (165mV / PR369) * (V_{chlim} / 3.3V)$   
 $= (165m / 20m) * (1 / 3.3V) * I_{ref} * 0.5537$   
 $= 1.3842 * I_{ref}$   
 $I_{ref} = 0.7224 * I_{charge} \Rightarrow K1 = 0.7224$

Kv  
 Rinternal ic=514K Rec=3K R1=PR379=15.4K R2=PR381=31.6K  
 $R = 514K / (31.6K // (15.4K + 3K)) = 11.372K$   
 $r = 514K / (514K // 31.6K) = 28.14K$   
 $V_{cell} = 0.175 * V_{adj} + 3.99V$   
 $4.2V = 0.175 * V_{adj} + 3.99V \Rightarrow V_{adj} = 1.2V$   
 $V_{adj} = V_{ref} * (R / (R + 514K)) + CALIBRATE * (r / (r + 514K))$   
 $1.1483 = CALIBRATE * 0.6046 \Rightarrow CALIBRATE = 1.899$   
 $1.899 = (4.2 - (V_{cell} + A * 0.175)) * K_v \Rightarrow K_v = (4.2 - (4.2 + A * 0.175)) * K_v$   
 $A = V_{ref} * (R / (R + 514K)) = 0.052$   
 $K_v = 9.451$







TONSEL=VREF (1) SMPS1=300KHZ (+5VALWP)  
 (2) SMPS2=375KHZ (+3VALWP)


**+3.3VALWP**  
 $I_{peak}=5.78A$  ;  $1.2I_{peak}=6.94A$  ;  $I_{max}=4.05A$   
 $f=375KHz$  ,  $L=4.7UH$   
 $R_{dson}=15-18m\ ohm$   
 $1/2\Delta I = 1/2 * (19-3)*(3/19)/(375KHz*4.7UH)=0.716A$   
 $V_{limit}=10*10^{-6}*110Kohm/10=0.11V$   
 $I_{limit}=0.11/(18m*1.2)=0.11/(15m)=6.34A-9.13A$   
 $I_{ocp}=7.06A-9.85A$  ( $7.06A > 6.94A \rightarrow ok$ ) -DVT-

**+5VALWP**  
 $I_{peak}=7A$  ;  $1.2I_{peak}=8.4A$  ;  $I_{max}=4.9A$   
 $f=300KHz$  ,  $L=4.7UH$ ,  $R_{entrip}=154k\ ohm$   
 $R_{dson}=15-18m\ ohm$   
 $1/2\Delta I = 1/2 * (19-5)*(5/19)/(300KHz*4.7UH)=1.306A$   
 $V_{limit}=10*10^{-6}*154Kohm/10=0.15V$   
 $I_{limit}=0.15/(18m*1.2)=0.15/(15m)=7.13-10.26A$   
 $I_{ocp}=8.44-11.57A$  ( $8.44 > 8.4 \rightarrow OK$ )



Security Classification	Compal Secret Data		Title	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	3VALWP/5VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Date:	Wednesday, June 08, 2011	Sheet:	49	of 61

**Compal Electronics, Inc.**  
**3VALWP/5VALWP**  
 JE50-HR/SJV50-HR M/B Schematics


PJP2  
SUYIN\_200275GR008G13GZR



PH1 under CPU bottom side :  
CPU thermal protection at 92 degree C  
Recovery at 72 degree C




Change 5VALW to 3VALW on DVT



For 65W adapter==>action 70W , Recovery 54W  
For 90W adapter==>action 97W , Recovery 75W  
For 120W adapter==>action 135W , Recovery 100W

Security Classification	Compal Secret Data		Title	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>JE50-HR/SJV50-HR M/B Schematics</b> Date: Wednesday, June 08, 2011 Sheet 50 of 61


39,40,44,46 SYSON



<Vo=1.5V> VFB=0.75V  
 $V = 0.75 * (1 + 10K / 10K) = 1.5V$   
 $F_{sw} = 298KHz$

Cout ESR=15m ohm R<sub>dson(max)</sub>=5.6 mohm R<sub>dson(typ)</sub>=4.5 mohm.  
 $I_{peak} = 19.53A$ ,  $I_{max} = 23.44A$ ,  $I_{ocp} = 13.67A$   
 $\Delta I = ((19 - 1.5) * (1.5 / 19)) / (L * F_{sw}) = 4.63A$   
 $\Rightarrow 1/2 \Delta I = 2.315A$   
 choose R<sub>cs</sub>=15K  
 $I_{ocpmax} = ((15K * 11uA) / 0.0045) + 2.315A = 35.65A$   
 $I_{ocpmin} = ((15K * 9uA) / (0.0056 * 1.3)) + 2.315A = 23.06A$   
 $I_{ocp} = 23.06A - 35.65A$

45,54 VGA\_ON




<Vo=1.5V> VFB=0.75V  
 $V = 0.75 * (1 + 10K / 10K) = 1.5V$   
 $F_{sw} = 298KHz$

Cout ESR=15m ohm R<sub>dson(max)</sub>=5.6 mohm R<sub>dson(typ)</sub>=4.5 mohm.  
 $I_{peak} = 10.4A$ ,  $I_{max} = 12.48A$ ,  $I_{ocp} = 7.28A$   
 $\Delta I = ((19 - 1.5) * (1.5 / 19)) / (L * F_{sw}) = 4.63A$   
 $\Rightarrow 1/2 \Delta I = 2.315A$   
 choose R<sub>cs</sub>=10K  
 $I_{ocpmax} = ((10K * 11uA) / 0.0045) + 2.315A = 24.59A$   
 $I_{ocpmin} = ((10K * 9uA) / (0.0056 * 1.3)) + 2.315A = 15.95A$   
 $I_{ocp} = 15.95A - 24.59A$

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title	<b>PWR-+1.5VP/+1.5VSDGPU</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Revision	1	Document Number	JE50-HR/SJV50-HR M/B Schematic		Rev
Date	Wednesday, June 08, 2011	Sheet	51	of	61


1.8VSP  
 Ipeak=3.35A ; 1.2Ipeak=4.02 ; Imax=2.345A  
 Vout=0.6\*(1+(20K/10K))=1.8V



VID[0]	VID[1]	VCCSA Vout	Require on 2011/ 2012	Required
0	0	0.9 V	Yes/Yes	Yes/Yes
0	1	0.8 V	Yes/Yes	Yes/Yes
1	1	0.75V	No/Yes	No/Yes
1	1	0.65V	No/Yes	No/Yes

Note:Use VCCSA\_SEL to switch High & Low Level for VID[1]  
 (ie. VCCSA\_SEL) due to the VID[0] is don't care for this setting.


<V<sub>o</sub>=0.9V> VFB=0.75V  
 V<sub>o</sub>=0.75\*(1+2K/10K)=0.9V  
 F<sub>sw</sub>=298KHz  
 C<sub>out</sub> ESR=15m ohm R<sub>sdson</sub>(max)=18 mohm R<sub>sdson</sub>(typ)=15 mohm.  
 I<sub>peak</sub>=6A, I<sub>max</sub>=4.2A, I<sub>ocp</sub>=7.2A  
 Delta I=((19-0.9)\*(0.9/19))/(L\*F<sub>sw</sub>)=1.31A  
 =>1/2Delta I=0.655A  
 choose R<sub>cs</sub>=15K  
 I<sub>ocp</sub>max=((15K\*11uA)/(0.015)+0.655A)=11.48A  
 I<sub>ocp</sub>min=((15K\*9uA)/(0.018\*1.2))+0.655A=7.27A  
 I<sub>ocp</sub>=7.27A-11.48A



<Vo=1.05V> VFB=0.75V  
 $V = 0.75 * (1 + 4.02K/10K) = 1.052V$   
 $F_{sw} = 298KHz$

$C_{out} ESR = 15m\ \Omega$   $R_{dson(max)} = 5.6\ m\Omega$   $R_{dson(typ)} = 4.5\ m\Omega$   
 $I_{peak} = 12.866A$ ,  $I_{max} = 9A$ ,  $I_{ocp} = 15.439A$   
 $\Delta I = ((19 - 1.05) * (1.05/19)) / (L * F_{sw}) = 3.33A$   
 $\Rightarrow 1/2 \Delta I = 1.665A$   
 choose  $R_{cs} = 15K$   
 $I_{ocpmax} = ((15K * 11\ \mu A) / 0.0045) + 1.665A = 37.62A$   
 $I_{ocpmin} = ((15K * 9\ \mu A) / (0.0056 * 1.3)) + 1.665A = 23.02A$   
 $I_{ocp} = 23.02A \sim 37.62A$

Security Classification	Compal Secret Data		Title	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	<b>PWR +1.05VS_VCCPP/+0.75VSP</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				<b>JE50-HR/SJV50-HR M/B Schematics</b>
Date: Wednesday, June 08, 2011				Sheet 53 of 61



Switch freq. (RF pin setting)  
 47K ==>450KHZ  
 100K ==>390KHZ  
 200K ==>350KHZ  
 470K ==>300KHZ  
 (Currently setting)


TPCA8057-H Rds=2.6m/3.2m ohm

Vtrip range ==> 0.2V ~ 3V  
 VFB=0.7V  
 $V=0.7*(1+Rtop/Rbottom)$   
 Fsw=350KHz  
 Cout ESR=12m ohm Rds(on)(max)=3.2 mohm Rds(on)(typ)=2.6 mohm.  
 Ipeak=41.02A, Imax=28.714A, Iocp=43A  
 $\Delta I = ((19-0.9)*(0.9/19))/(L*Fsw) = 6.8A$   
 $\Rightarrow 1/2\Delta I = 3.4A$   
 choose Rcs=75K  
 $Iocpmax = ((75K*11uA)/0.0013) + 3.4A = 75.52A$   
 $Iocpmin = ((75K*9uA)/(0.0016*1.35)) + 3.4A = 48.42A$   
 Iocp=48.42A~75.52A




	GPU_VID2	GPU_VID1	GPU_VID0	NVIDIA/N12P-GS	NVIDIA/N12P-GV1
P8/P12	X	1	1	0.860V(0.866V)	0.85V(0.851V)
P0(Hot)	X	1	0	0.975V(0.977V)	1.0V(1.001V)
P0(Cold)	X	0	1	1.0V(1.004V)	1.025V(1.024V)
	X	0	0	----	----

Security Classification	Compal Secret Data		AP	Title	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				P5WE0	Rev E
Date: Wednesday, June 08, 2011				Sheet	54 of 61

Alert# PU resistor need close CPU,  
so the PU resistor in HW schematic,  
but DAT and CLK need close PWM-IC,  
so the PU resistor in POWER schematic.



Parallel and tune length  
For shortage changed



\*Iccmax in Turbo Mode for SV (35W) is 53A

**+CPU\_CORE**  
Icc-max=53A  
Rdson=3.6-4.5m ohm  
DCR=1.1m ohm  
HW output cap:  
(1)10U\_0805\_4V \*10  
(2)22U\_0805\_6.3V \*15  
(3)470U\_D2\_2V \*4(ESR=4.5m ohm)

**+VGFX\_COREP**  
Ipeak=26A, Imax=18.2A, 1.2Ipeak=31.2A  
Rdson=3.6-4.5m ohm  
DCR=1.1m ohm  
HW output cap:  
(1)22U\_0805\_6.3V \*12  
(2)470U\_D2\_2V \*2(ESR=4.5m ohm)

\*OCP setting value=71.5A



\*OCP setting value=37A

Security Classification	Compal Secret Data		
Issued Date	2011/02/08	Deciphered Date	2012/02/08
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title <b>PWR +CPU CORE/+VGFX CORE</b> Document Number <b>J50-HR/SJVS0-HR M/B Schematic</b> Date: Wednesday, June 08, 2011 Sheet 55 of 61


Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Add snubber R=4.7 ohm and C 680 pF	EMI solution	0.2	---	Add SD001470B80 for PR35,PR58,PR60,PR87,PR111,PR133,PR202,PR216,PR234 Add SE074681K80 for PC27,PC44,PC45,PC63,PC85,PC100,PC140,PC154,PC169	2010/10/20	DVT_P5WE0
2	Change boost R from 0 to 2.2 ohm	EMI solution	0.2	---	Change R to SD013220B80 for PR37,PR56,PR57,PR85,PR109,PR132,PR186,PR214,PR233	2010/10/20	DVT_P5WE0
3	Change PL11 and PL12 from SH00000F800 to SH00000M700	Cost saving	0.2	52	Change PL11 and PL12 from SH00000F800 to SH00000M700	2010/10/20	DVT_P5WE0
4	Change PL18,PL19,PL20,PL21 from SH000005680 to SH00000HK00	Change DCR tolerance to 5%	0.2	55	Change PL18,PL19,PL20,PL21 from SH000005680 to SH00000HK00	2010/10/20	DVT_P5WE0
5	CPU CORE transient compensation	CPU CORE transient compensation	0.2	55	Add PR248, PC160, PC180	2010/10/20	DVT_P5WE0
6	Fixed adapter plug in will cause could not transition to AC mode when system was on battery mode	disable pre-charge circuit and don't use 運動線路	0.5	---	Del PR7, PR8, PR9, PR10, PR11, PR12, PR13, PD3, PD4, PQ2, PQ3, PQ4, PR18, PR21, PQ12, PC17	2010/11/20	PVT_P5WE0
7	Fixed adapter plug in will cause could not transition to AC mode when system was on battery mode	disable pre-charge circuit and don't use 運動線路	0.5	---	Add PR262, PD10, PQ70, PR263, PC16 Change PQ7 to A04459	2010/11/20	PVT_P5WE0
8	Add 0.1UF on B+ input power	EMI solution	0.5	---	Add PC184, PC185, PC186, PC187	2010/11/20	PVT_P5WE0
9	Adjust VGA CORE power sequesce	for NV request	0.5	---	Change PR149 to 100K	2010/11/20	PVT_P5WE0
10	Adjust 1.5VSDGPU power sequesce	for NV request	0.5	---	Change PR94 to 510K and add PC69	2010/11/20	PVT_P5WE0
11	Adjust VID table	for NV request	0.5	---	Change PR153, PR157, PR160	2010/11/20	PVT_P5WE0
12							
13							
14							
15							

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title
				PIR (PWR)
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number JE50-HR/SJV50-HR M/B Schematic5
Date: Wednesday, June 08, 2011				Sheet 56 of 61





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Title
				<b>Power Rail</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev Custom
				<b>JE50-HR/SJV50-HR M/B Schematics</b>
Date: Wednesday, June 08, 2011				Sheet 57 of 61



Security Classification	Compal Secret Data		Title	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				<b>Power sequence</b>
				Rev E
				Date: Wednesday, June 08, 2011
				Sheet 58 of 61

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P.18	PCH_GPIO71	09/01	SW	For identofy VRAM 900 or 800 MHz		0.2
2	P.31	DPST buffer	09/03	HW	Change U1 from NOT gate to Buffer		0.2
3	P.39	EC_MUTE# pull high	09/03	HW	Change EC_MUTE# Pull high from +3VALW to +3VS		0.2
4	P.40	TP Conn. Reverse	09/03	HW	TP Mudule change,so reverse TP pin		0.2
5	P.13	R624 pop @	09/03	HW	Already pull high R655-		0.2
6	P.45	Change Cap from 0.1u to 0.01u	09/03	HW	C696,C368,C717,C718,C695,C366,C697, C401,C370,C369,C715 change to 0.01U Follow Vendor Suggest ..		0.2
7	P.35	Change 0 Ohm to 47 Ohm	09/04	Broadcom	R199,R207,R211,R215,R168,R171,R179, R182,R195,R216,R192 change to 47 Ohm Follow Vendor Suggest ..		0.2
8	P.5		09/17	HW	CPU XDP socket take off		0.2
9	P.40		09/17	HW	TP pin reverse		0.2
10	P.13		09/17	HW	R624 change to 4.7K		0.2
11	P.45		09/17	HW	OCI2B(R313) place @ for BOM		0.2
12	P.33		09/17	HW	HDMI output from PCH (by UMA)		0.2
13	P.35		09/17	HW	switch the LAN MIDI0 and MIDI2 pin		0.2
14	P.17,35,37,38,39,45		09/17	HW	Change IO port PLT_RST# to PLT_RST_BUF#		0.2
15	P.18		09/17	HW	OPTIMUS_EN# pull high, pull low resistor value both change to 10K		0.2
16	P.24		09/20	HW	modify the VRAM strap pin ROM_SI pull low resistor for implement VRAM 900MHz		0.3
17	P.33		09/23	HW	Add R784 and R785 for DDC pull high...		0.3
18	P.44		09/23	HW	Add C818 and C819 for coupling noise from other spare trace...		0.3
19	P.45		09/23	HW	Add R786,R787,R788 and R789 pull down from vendor's suggestion..		0.3
20	P.37		09/23	HW	Add C820,R790 and Q58 for 3G/B and change source voltage from +3VS to +3VALW..		0.3
21	P.45		09/23	HW	Add C821,C822,C823,C824 for +1.5V... and move the PJ26 & PJ27 between 1.5V to 1.5VSDGPUH		0.3
22	P.46		09/24	HW	Change JUSB5 to USB2.0 Conn. Add D34 as ESD Diode for USB3.0		0.3

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	EE P.I.R (1)		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JES0-HR/SJV50-HR M/B Schematics	
Date:	Wednesday, June 08, 2011	Sheet	59	of	61	Rev E

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
23	P. 41		09/24	HW	Add R791 pull down 22k Ohm to ground Vendor's request...		0.3
24	P. 22		09/24	HW	Add D31 to connect to ACIN Vendor's request...		0.3
25	P. 36		09/29	HW	Add JP1,JP2 and JP3 for 家電下鄉 ESD protection		0.3
26	P. 36		09/29	ME	Update the JREAD1 symbol		0.3
27	P. 13		09/29	HW	Add R792 follow DG1.5		0.3
28	P. 33		09/29	HW	Change HDMI termination R to 680 Ohm		0.3
29	P. 44		09/29	HW	Add C825 fro +1.05VSDGPU		0.3
30	P. 17,38,45		09/30	HW	Change the M/B to USB port to port 1 Sub/B to port 0 and port 2		0.3
31	P. 5		10/04	HW	Add test point for TCK,TMS, TRST#,TDO,TDI		0.3
32	P. 17,18		10/04	HW	WWAN_OFF# from GPIO51 to GPIO37 WL_OFF# from GPIO55 to GPIO49		0.3
33	P. 17,45		10/04	HW	M/B USB port from port 2 change to port1		0.3
34	P. 26		10/04	HW	C1 and C604 chaneg to 470uF		0.3
35	P. 36		10/04	HW	Add C827 as DGND and RJ45_GND bridge		0.3
36	P. 36		10/04	HW	Change R490,R491,R492 and R493 to 0603 package		0.3
37	P. 35		10/04	HW	Chaneg R214 to 0603 package		0.3
38	P. 35		10/04	HW	Chaneg R192,R195,R199,R207,R211, R215,R168,R171,R179,R182 to 0 Ohm		0.3
39	P. 40		10/04	HW	follow broadcom suggestion,add R496		0.3
40	P. 40		10/04	HW	Add keyboard cap for EMI		0.3
41	P. 44		10/04	HW	Add C826 for +1.5VSDGPU		0.3
42	P. 37		10/05	HW	Add RTS5138 circuit		0.4
43	P. 13		10/12	HW	Add D35 ,R799 and C838 for changing the RTC to samll size... and can be charged!!		0.4
44	P. 14		10/12	HW	Add CLK_SD_48M for Card Reader 5138		0.4
45	P. 24		10/12	HW	Pop R129 follow NV suggestion		0.4
46	P. 25		10/12	HW	Pop R82 and De-pop R92 follow NV suggestion		0.4
47	P. 25		10/12	HW	Add R800 and R801 10K Ohm pull down follow NV suggestion		0.4
48	P. 24		10/12	HW	Change R775,R777,R778 and R779 to GV@		0.4

Security Classification	Compal Secret Data		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	Custom	Document Number		Rev	E
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					JES0-HR/SJV50-HR M/B Schematics		Date: Wednesday, June 08, 2011	
Sheet 60 of 61								

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
49	9		11/12	HW	+1,8VS add C830,C831 10U_0603 +VCCSA add C828,C829 10U_0603		
50	20		11/12	HW	+1.05VS_PCH add R808 0_0603		
51	36		11/15	HW	LANGND add C808 0.1n_0402		
52	19		11/15	HW	+VCCADAC add C832 10p_0402		
53	40		11/15	HW	EC Board ID change to 56K add EC debug port		
54	32		11/25	HW	EMI cost down request D17,D18 @		
55	36		11/25	HW	EMI cost down request D36 @		
56	13 & 34		0208	HW	Change Odd sata port from port 2 to port 1 cause by intel sata II port issue		Rev 2.0

CONFIDENTIAL

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2011/02/08	Deciphered Date	2012/02/08	EE P.I.R (3)		Rev
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number	JES0-HR/SJV50-HR M/B Schematics	Rev E
				Date:	Wednesday, June 08, 2011	Sheet 61 of 61

[www.s-manuals.com](http://www.s-manuals.com)