

# Compal Confidential

## QIWG7 DIS M/B Schematics Document

### Intel Ivy Bridge Processor with DDRIII + Panther Point PCH

### nVIDIA N13P-GL

2011-12-28


LA-7983P

REV: 0.3

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-7983P	0.3
				Date: Thursday, January 05, 2012	Sheet 1 of 60



LS7988P CR\_AUDIO/B  
LS7987P USB/B  
LS6753P PWR/B  
LS6758P LED/B  
LS675AP ODD/B



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagram
Date: Thursday, January 05, 2012			Sheet: 2 of 60	Rev: 0.3

### Voltage Rails

power plane	+B	+5VALW	+1.5V	+3VALW	+5VS +3VS +1.5VS +V1.05S_VCCP +VCC_CORE +VGA_CORE +VCC_GFXCORE_AXG
S0	○	○	○	○	○
S3	○	○	○	○	✗
S5 S4/AC	○	○	✗	✗	✗
S5 S4/ Battery only	○	✗	✗	✗	✗
S5 S4/AC & Battery don't exist	✗	✗	✗	✗	✗

Address		EC SM Bus1 address		EC SM Bus2 address	
Device	Address	Device	Address	Device	Address
Smart Battery	0001 011Xb	Thermal Sensor F75303M	1001_101xb		

### PCH SM Bus address

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

### NV-GPU SM Bus address

Device	Address
Internal thermal sensor	1001 111Xb (0x9E)

### SMBUS Control Table

	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN WWAN	Thermal Sensor	PCH
SMB_EC_CK1	KB9012	X	✓	X	X	X	X	X
SMB_EC_DA1	+3VALW		+3VALW					
SMB_EC_CK2	KB9012	X	X	X	X	X	X	✓
SMB_EC_DA2	+3VALW							
SMBCLK	PCH	X	X	X	✓	✓	X	X
SMBDATA	+3VALW				+3VS	+3VS		
SML0CLK	PCH	X	X	X	X	X	X	X
SML0DATA	+3VALW							
SML1CLK	PCH	✓	X	✓	X	X	✓	X
SML1DATA	+3VALW	+3VS		+3VS			+3VS	

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

### BOARD ID Table

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	

### Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%						
Ra/Rc/Re	100K +/- 5%						
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max	Porject	Phase	
0	0	0 V	0 V	0 V	G-series	MP	
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	G-series	PVT	
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	G-series	DVT	
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	G-series	EVT	
4	56K +/- 5%	1.036 V	1.185 V	1.264 V	Y-series	EVT	
5	100K +/- 5%	1.453 V	1.650 V	1.759 V	Y-series	DVT	
6	200K +/- 5%	1.935 V	2.200 V	2.341 V	Y-series	PVT	
7	NC	2.500 V	3.300 V	3.300 V	Y-series	MP	

### USB Port Table

	USB 2.0	Port	3 External USB Port
EHCI1 USB3.0	UHCI0	0	
		1	USB Port (Left Side) <sub>USB2.0</sub>
	UHCI1	2	USB Port (Left Side) <sub>USB3.0</sub>
		3	USB Port (Left Side) <sub>USB3.0</sub>
	UHCI2	4	
		5	Camera
		6	
EHCI2	UHCI3	7	
		8	
	UHCI4	9	USB/B (Right Side USB-BD)
		10	Mini Card(WLAN)
	UHCI5	11	Card Reader
		12	
	UHCI6	13	Blue Tooth

### BOM Structure Table

BTO Item	BOM Structure
GPU:N13P-GL	N13P@
UMA only	UMA@
HDMI	HDMI@
Interna-Intel-USB3.0	IU3@
External-NEC-USB3.0	EU3@
Blue Tooth	BT@
Connector	ME@
45 LEVEL	45@
10/100 LAN	8162@
GIGA LAN	GIGA@
Camera	CMOS@
Green Clock	GCLK@
	GCLK244@
Unpop	@

Security Classification	Compal Secret Data		Title	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List
Document Number	LA-7983P			Rev 0.3
Date	Thursday, January 05, 2012			Sheet 3 of 60

Hot plug detect for IFP link C

### VGA and GDDR3 Voltage Rails (N13P GPIO)

GPIO	I/O	ACTIVE	Function Description
GPIO0	OUT	-	GPU VID4
GPIO1	OUT	-	GPU VID3
GPIO2	OUT	H	Panel Back-Light brightness(PWM capable)
GPIO3	OUT	H	Panel Power Enable
GPIO4	OUT	H	Panel Back-Light On/Off (PWM)
GPIO5	OUT	-	GPU VID1
GPIO6	OUT	-	GPU VID2
GPIO7	OUT	N/A	
GPIO8	I/O	-	Thermal Catastrophic Over Temperature
GPIO9	OUT	-	Thermal Alert
GPIO10	OUT	-	Memory VREF Control
GPIO11	OUT	-	GPU VID0
GPIO12	IN		AC Power Detect Input (10K pull low)
GPIO13	OUT	-	GPU VID5
GPIO14	OUT	N/A	
GPIO15	IN		Hot plug detect for IFP link C
GPIO16	OUT	N/A	
GPIO17	IN	N/A	
GPIO18	IN		Hot Plug Detect for IFPE
GPIO19	IN	N/A	

### Performance Mode P0 TDP at Tj = 102 C\* (DDR3)


Products	GPU (4)	Mem (1,5)	NVCLK /MCLK (MHz)	NVVDD (V) (A) (W)			FBVDD (1.35V) (A) (W)		FBVDDQ (GPU+Mem) (1.35V) (A) (W)		PCI Express (1.05V) (6) (mA) (W)		I/O and PLLVDD (1.8V) (mA) (W)		I/O and PLLVDD (1.05V) (mA) (W)		Other (3.3V) (mA) (W)	
	(W)	(W)	(MHz)	(V)	(A)	(W)	(A)	(W)	(A)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)
N13P-GL 64bit 1GB DDR3	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PAD_CFG_ADR[3]	3GIO_PAD_CFG_ADR[2]	3GIO_PAD_CFG_ADR[1]	3GIO_PAD_CFG_ADR[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V


	Device ID
N13P-GL (28nm)	???

GPU	FB Memory (DDR3)	ROM_SO	ROM_SCLK	ROM_SI	STRAP2	STRAP1	STRAP0
N13P-GL	Samsung 900MHz						
	64Mx16	PD 10K	PD 15K	PD 20K	PU 20K	PD 35K	PU 45K
	Hynix 900MHz						
	64Mx16	PD 10K	PD 15K	PD 15K	PU 20K	PD 35K	PU 45K
Samsung 900MHz	128Mx16	PD 10K	PD 15K	PD 20K	PU 20K	PD 35K	PU 45K
	Hynix 900MHz						
	128Mx16	PD 10K	PD 15K	PD 20K	PU 20K	PD 35K	PU 45K

X76




- all power rail ramp up time should be larger than 40us
- Optimus system VDD33 avoids drop down earlier than NVDD and FBVDDQ




- all GPU power rails should be turned off within 10ms

Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-7983P		Rev 0.3
Date	Thursday, January 05, 2012			Sheet	4 of 60		







Security Classification				Compal Secret Data	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
Date:	Thursday, January 05, 2012	Sheet	5	of	60

Compal Secret Data				Title	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	PROCESSOR(1/7) DMI,FDI,PEG	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
Date:	Thursday, January 05, 2012	Sheet	5	of	60





Security Classification	Compal Secret Data	
Issued Date	2011/10/27	Deciphered Date
		2012/10/27
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER SERVICE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

<b>Compal Electronics, Inc.</b> <b>PROCESSOR(2/7) PM,XDP,CLK</b>	
Title <b>LA-7983P</b>	Document Number <b>LA-7983P</b>
Date Thursday, January 05, 2012	Rev 0.3
Sheet 6	of 60




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>LA-7983P</b> Date: Thursday, January 05, 2012 Sheet 7 of 60
Rev	0.3			


# CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed



Display Port Presence Strap	
CFG4	* 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port



PCIe Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



# POWER

EDS v1.5 QC=94A  
DC=53A




PEG AND DDR

CORE SUPPLY

SVID

SENSE LINES



VR\_SVID\_CLK series-resistors close to VR


VCC\_SENSE 100ohm +-1% pull-up to VCC near processor

Trace Impedance =27-33 ohm  
Trace Length Matc < 25 mils

VSS\_SENSE 100ohm +-1% pull-down to GND near processor

Security Classification		Compal Secret Data		Title	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	PROCESSOR(5/7) PWR,BYPASS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-7983P	0.3
Date: Thursday, January 05, 2012				Sheet	9 of 60

TYCO\_2013620-2\_IVY BRIDGE






SV-QC: 50A  
SV-DC (GT2): 33A

**POWER**

**GRAPHICS**


**MISC**

AT24	VAXG1	AK35	VAXG_SENSE
AT23	VAXG2	AK34	VSSAXG_SENSE
AT21	VAXG3		
AT20	VAXG4		
AT18	VAXG5		
AT17	VAXG6		
AR24	VAXG7		
AR23	VAXG8		
AR21	VAXG9		
AR20	VAXG10		
AR18	VAXG11		
AR17	VAXG12		
AP24	VAXG13		
AP23	VAXG14		
AP21	VAXG15		
AP20	VAXG16		
AP18	VAXG17		
AP17	VAXG18		
AN24	VAXG19		
AN23	VAXG20		
AN21	VAXG21		
AN20	VAXG22		
AN18	VAXG23		
AN17	VAXG24		
AM24	VAXG25		
AM23	VAXG26		
AM21	VAXG27		
AM20	VAXG28		
AM18	VAXG29		
AM17	VAXG30		
AL24	VAXG31		
AL23	VAXG32		
AL21	VAXG33		
AL20	VAXG34		
AL18	VAXG35		
AL17	VAXG36		
AK24	VAXG37		
AK23	VAXG38		
AK21	VAXG39		
AK20	VAXG40		
AK18	VAXG41		
AK17	VAXG42		
AJ24	VAXG43		
AJ23	VAXG44		
AJ21	VAXG45		
AJ20	VAXG46		
AJ18	VAXG47		
AJ17	VAXG48		
AH24	VAXG49		
AH23	VAXG50		
AH21	VAXG51		
AH20	VAXG52		
AH18	VAXG53		
AH17	VAXG54		



IVY Bridge drives VCCIO\_SEL low  
VCCP\_PWRCTRL:0  
Sandy Bridge is NC for A19  
VCCP\_PWRCTRL:1


Security Classification	Compal Secret Data		Title
Issued Date	2011/10/27	Deciphered Date	2012/10/27
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPANY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number <b>LA-7983P</b> Date: Thursday, January 05, 2012 Sheet 10 of 80



TYCO\_2013620-2\_IVY BRIDGE


TYCO\_2013620-2\_IVY BRIDGE

Security Classification		Compal Secret Data		Title	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	<b>Compal Electronics, Inc.</b> <b>PROCESSOR(7/7) VSS</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number <b>LA-7983P</b>
Date:	Thursday, January 05, 2012	Sheet	11	of	60



OSCAN (220uF\_6.3V\_4.2L\_ESR17m)\*1=(SF000002Y00)  
 (10uF\_0603\_6.3V)\*8  
 (0.1uF\_402\_10V)\*4

Layout Note:  
Place near DIMM




VDDQ (1.5V) =  
 3\*330uf / 12m ohm (TOTAL FOR 2 SO-DIMM#)  
 6\*0603 10uf (PER CONNECTOR)

VTT (0.75V) =  
 3\*0805 10uf 4\*0402 1uf


VREF =  
 1\*0402 0.1uf 1\*0402 2.2uf

VDDSPD (3.3V) =  
 1\*0402 0.1uf 1\*0402 2.2uf


Layout Note:  
Place near DIMM



7/28 Update connect GND directly



Security Classification	Compal Secret Data		Title	Rev
Issued Date	2011/10/27	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			<b>Compal Electronics, Inc.</b> <b>DDR3II-SODIMM SLOT1</b> LA-7983P	0.3
Date:	Thursday, January 05, 2012	Sheet	12	of 60




For Arranale only +VREF\_DQ\_DIMMB supply from an external 1.5V voltage divide circuit.

- <7> DDR\_B\_D[0..63]
- <7> DDR\_B\_DQS[0..7]
- <7> DDR\_B\_MA[0..15]

Layout Note: Place near DIMM

(10uF\_0603\_6.3V) \*8  
(0.1uF\_402\_10V) \*4





Layout Note: Place near DIMM

VDDQ (1.5V) =  
 $3 * 330\mu\text{f} / 12\text{m ohm}$  (TOTAL FOR 2 SO-DIMMs)  
 $6 * 603\ 10\mu\text{f}$  (PER CONNECTOR)








VTT (0.75V) =  
 $3 * 0805\ 10\mu\text{f}$   $4 * 0402\ 1\mu\text{f}$

VDDSPD (3.3V) =  
 $1 * 0402\ 0.1\mu\text{f}$   $1 * 0402\ 2.2\mu\text{f}$










Layout Note: Place near DIMM


Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2011/10/27	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev		0.3
LA-7983P		Date		Thursday, January 05, 2012 13 of 60




11/28 update to @ for power saving.




8MB SPI ROM FOR ME & Non-share ROM.



U6 Rersver 4M+2M Solution



Security Classification	Compal Secret Data		Title	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>LA-7983P</b> Rev 0.3
Date	Thursday, January 05, 2012	Sheet	14	of 60





Security Classification	Compal Secret Data	
Issued Date	2011/10/27	Deciphered Date
		2012/10/27




Compal Electronics, Inc.	
Title	PCH (2/9) PCIE, SMBUS, CLK
Document Number	LA-7983P
Date	Thursday, January 05, 2012
Sheet	15 of 60

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Rev 0.3




SUSACK# is only used on platform that support the Deep Sx state.












Security Classification	Compal Secret Data			Title
Issued Date	2011/10/27	Deciphered Date	2012/10/27	<b>PCH (4/9) LVDS,CRT,DP,HDMI</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>LA-7983P</b>
Date:	Thursday, January 05, 2012	Sheet	17 of 60	Rev 0.3




Boot BIOS Strap bit1 BBS1


GNT1#/ GPIO51	Bit11	Bit10	Boot BIOS Destination
	0	1	Reserved
	1	0	Reserved
	1	1	★ SPI (Default)
	0	0	LPC




Security Classification		Compal Secret Data		Title	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	PCH (5/9) PCI, USB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-7983P	0.3
Date: Thursday, January 05, 2012				Sheet	18 of 60




**GPIO28**  
On-Die PLL Voltage Regulator  
This signal has a weak internal pull up  
\* H : On-Die voltage regulator enable  
L : On-Die PLL Voltage Regulator disable






\* **PCH\_GPIO27** (Have internal Pull-High)  
High: VCCVRM VR Enable  
Low: VCCVRM VR Disable



BIOS Request SKU ID



PCH_GPIO38	PCH_GPIO67	Function
0	0	Optimus
0	1	Reserved
1	0	DIS
1	1	UMA




PCH_GPIO70	Function
0	14/15"
1	17"
PCH_GPIO71	
0	USB3.0 by PCH
1	USB3.0 by NEC

DMI Termination Voltage	
NV_CLE	Set to Vcc when HIGH
	Set to Vss when LOW

Security Classification		Compal Secret Data		Title	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	PCH (6/9) GPIO, CPU, MISC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-7983P
Date:	Thursday, January 05, 2012	Sheet	19	of	60


PCH Power Rail Table		
Refer to CPU EDS R1.5		
Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.228
VccADAC	3.3	0.001
VccADPLLA	1.05	0.075
VccADPLLB	1.05	0.075
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	3.709
VccASW	1.05	0.903
VccSPI	3.3	0.01
VccDSW	3.3	0.001
VccDFTERM	1.8	0.002
VccRTC	3.3	6 uA
VccSus3_3	3.3	0.065
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.167
VccCLKDMI	1.05	0.075
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04



This pin can be left as no connect in On-Die VR enabled mode (default).

This pin can be left as no connect in On-Die VR enabled mode (default).



Intel recommend VCCVRM==>1.5V FOR MOBILE  
 stuff R265 and unstuff R266 VCCVRM==>1.8V FOR DESKTOP  
 VCCVRM = 160mA detal waiting for newest spec







Security Classification	Compal Secret Data	
Issued Date	2011/10/27	Deciphered Date
		2012/10/27

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

<b>Compal Electronics, Inc.</b>	
<b>PCH (8/9) PWR</b>	
Document Number	Rev
<b>LA-7983P</b>	0.3
Date: Thursday, January 05, 2012	Sheet 21 of 60






Security Classification		Compal Secret Data		Title	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FEDERAL DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Revision	0.3
Date: Thursday, January 05, 2012				Sheet	22 of 60

- <5> PCIE\_CTX\_GRX\_N[0..15]  PCIE\_CTX\_GRX\_N[0..15]
- <5> PCIE\_CTX\_GRX\_P[0..15]  PCIE\_CTX\_GRX\_P[0..15]
- <5> PCIE\_CRX\_GTX\_N[0..15]  PCIE\_CRX\_GTX\_N[0..15]
- <5> PCIE\_CRX\_GTX\_P[0..15]  PCIE\_CRX\_GTX\_P[0..15]



PCIE_CTX_GRX	PCIE_CRX_GTX	PCIE_CRX_C_GTX	PEX
PCIE_CTX_GRX P0	AN12	PEX_TX0	PEX_TX0_N
PCIE_CTX_GRX N0	AM12	PEX_TX1	PEX_TX1_N
PCIE_CTX_GRX P1	AN14	PEX_TX2	PEX_TX2_N
PCIE_CTX_GRX N1	AM14	PEX_TX3	PEX_TX3_N
PCIE_CTX_GRX P2	AP14	PEX_TX4	PEX_TX4_N
PCIE_CTX_GRX N2	AP15	PEX_TX5	PEX_TX5_N
PCIE_CTX_GRX P3	AN15	PEX_TX6	PEX_TX6_N
PCIE_CTX_GRX N3	AM15	PEX_TX7	PEX_TX7_N
PCIE_CTX_GRX P4	AN17	PEX_TX8	PEX_TX8_N
PCIE_CTX_GRX N4	AM17	PEX_TX9	PEX_TX9_N
PCIE_CTX_GRX P5	AP17	PEX_TX10	PEX_TX10_N
PCIE_CTX_GRX N5	AP18	PEX_TX11	PEX_TX11_N
PCIE_CTX_GRX P6	AN18	PEX_TX12	PEX_TX12_N
PCIE_CTX_GRX N6	AM18	PEX_TX13	PEX_TX13_N
PCIE_CTX_GRX P7	AN20	PEX_TX14	PEX_TX14_N
PCIE_CTX_GRX N7	AM20	PEX_TX15	PEX_TX15_N
PCIE_CTX_GRX P8	AP20	PEX_TX16	PEX_TX16_N
PCIE_CTX_GRX N8	AP21	PEX_TX17	PEX_TX17_N
PCIE_CTX_GRX P9	AN21	PEX_TX18	PEX_TX18_N
PCIE_CTX_GRX N9	AM21	PEX_TX19	PEX_TX19_N
PCIE_CTX_GRX P10	AN23	PEX_TX20	PEX_TX20_N
PCIE_CTX_GRX N10	AM23	PEX_TX21	PEX_TX21_N
PCIE_CTX_GRX P11	AP23	PEX_TX22	PEX_TX22_N
PCIE_CTX_GRX N11	AP24	PEX_TX23	PEX_TX23_N
PCIE_CTX_GRX P12	AN24	PEX_TX24	PEX_TX24_N
PCIE_CTX_GRX N12	AM24	PEX_TX25	PEX_TX25_N
PCIE_CTX_GRX P13	AN26	PEX_TX26	PEX_TX26_N
PCIE_CTX_GRX N13	AM26	PEX_TX27	PEX_TX27_N
PCIE_CTX_GRX P14	AP26	PEX_TX28	PEX_TX28_N
PCIE_CTX_GRX N14	AP27	PEX_TX29	PEX_TX29_N
PCIE_CTX_GRX P15	AN27	PEX_TX30	PEX_TX30_N
PCIE_CTX_GRX N15	AM27	PEX_TX31	PEX_TX31_N

12/07 update to SE124224K80

PCIE_CRX_GTX	PCIE_CRX_C_GTX	PCIE_CRX_GTX	PCIE_CRX_C_GTX	PEX	
PCIE_CRX_GTX P0	CV6 N13P@ 1	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX P0	AK14	PEX_TX0
PCIE_CRX_GTX N0	CV7 N13P@ 1	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX N0	AJ14	PEX_TX0_N
PCIE_CRX_GTX P1	CV8 N13P@ 1	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX P1	AH14	PEX_TX1
PCIE_CRX_GTX N1	CV9 N13P@ 1	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX N1	AG14	PEX_TX1_N
PCIE_CRX_GTX P2	CV10 N13P@ 1	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX P2	AK15	PEX_TX2
PCIE_CRX_GTX N2	CV11 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX N2	AJ15	PEX_TX2_N
PCIE_CRX_GTX P3	CV12 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX P3	AL16	PEX_TX3
PCIE_CRX_GTX N3	CV13 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX N3	AK16	PEX_TX3_N
PCIE_CRX_GTX P4	CV15 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX P4	AK17	PEX_TX4
PCIE_CRX_GTX N4	CV17 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX N4	AJ17	PEX_TX4_N
PCIE_CRX_GTX P5	CV19 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX P5	AH17	PEX_TX5
PCIE_CRX_GTX N5	CV14 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX N5	AG17	PEX_TX5_N
PCIE_CRX_GTX P6	CV16 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX P6	AK18	PEX_TX6
PCIE_CRX_GTX N6	CV18 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX N6	AJ18	PEX_TX6_N
PCIE_CRX_GTX P7	CV20 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX P7	AL19	PEX_TX7
PCIE_CRX_GTX N7	CV22 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX N7	AK19	PEX_TX7_N
PCIE_CRX_GTX P8	CV24 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX P8	AK20	PEX_TX8
PCIE_CRX_GTX N8	CV26 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX N8	AJ20	PEX_TX8_N
PCIE_CRX_GTX P9	CV21 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX P9	AH20	PEX_TX9
PCIE_CRX_GTX N9	CV23 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX N9	AG20	PEX_TX9_N
PCIE_CRX_GTX P10	CV25 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX P10	AK21	PEX_TX10
PCIE_CRX_GTX N10	CV27 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX N10	AJ21	PEX_TX10_N
PCIE_CRX_GTX P11	CV29 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX P11	AL22	PEX_TX11
PCIE_CRX_GTX N11	CV31 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX N11	AK22	PEX_TX11_N
PCIE_CRX_GTX P12	CV33 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX P12	AK23	PEX_TX12
PCIE_CRX_GTX N12	CV28 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX N12	AJ23	PEX_TX12_N
PCIE_CRX_GTX P13	CV30 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX P13	AH23	PEX_TX13
PCIE_CRX_GTX N13	CV32 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX N13	AG23	PEX_TX13_N
PCIE_CRX_GTX P14	CV36 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX P14	AK24	PEX_TX14
PCIE_CRX_GTX N14	CV41 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX N14	AJ24	PEX_TX14_N
PCIE_CRX_GTX P15	CV34 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX P15	AL25	PEX_TX15
PCIE_CRX_GTX N15	CV35 N13P@ 2	2 2.22U 0402 10V6K	PCIE_CRX_C_GTX N15	AK25	PEX_TX15_N



Differential signal



GPIO


DACS

PCI EXPRESS


I2C

CLK

if GC6 is supported, stuff the BOM option to pull high to 1.3vs system power, if not, stuff the BOM option to pull high to NV3V3;




30 ohms @100MHz (ESR=0.05)



Near GPU

Under GPU




Under GPU (below 150mils)


150mA

180ohms (ESR=0.2) Bead

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N13X-PCIE/DAC/GPIO
Size	Document Number	Rev	Date: Thursday, January 05, 2012   Sheet 23 of 60	
	LA-7983P	0.3		




N13P-PES-A1\_FCBGA908  
N13P@



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Title	N13X-LVDS/HDMI/DP/THM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Thursday, January 05, 2012	Sheet	24	of	60






rise 1.5v system source voltage to 1.55-1.57V


CALIBRATION PIN	DDR3
FB_CAL_x_PD_VDDQ	40.20ohm
FB_CAL_x_PU_GND	42.20ohm
FB_CAL_x_TERM_GND	51.10ohm

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Title
				<b>N13X-POWER</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>LA-7983P</b>
				Rev 0.3
Date:	Thursday, January 05, 2012	Sheet	25	of 80



N13P-PES-A1\_FCBGA908

N13P@



N13P-PES-A1\_FCBGA908

N13P@


Security Classification		Compal Secret Data		Title	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N13-VGA CORE, GND	
Date				Thursday, January 05, 2012	Sheet 26 of 60
Document Number				LA-7983P	Rev 0.3

<28.29> FBA\_D[0..63] ← FBA\_D[0..63]

<30.31> FBC\_D[0..63] ← FBC\_D[0..63]

FBC\_MA[15..0] <28.29> → FBC\_MA[15..0]

FBC\_BA[2..0] <28.29> → FBC\_BA[2..0]




N13P-PES-A1\_FCBGA908 N13P@


<28.29> FBA\_DOM[7..0]  
 <28.29> FBA\_DQS[7..0]  
 <28.29> FBA\_DQS#[7..0]

30ohms (ESR=0.01) Bead  
 P/N:SM010007W00

<30.31> FBC\_DOM[7..0]  
 <30.31> FBC\_DQS[7..0]  
 <30.31> FBC\_DQS#[7..0]



N13P-PES-A1\_FCBGA908 N13P@



Mode D - Mirror Mode Mapping

Address	DATA Bus
FbX_CMD0	CS0#_L
FbX_CMD1	ODT_L
FbX_CMD3	CKE_L
FbX_CMD4	A14
FbX_CMD5	RST
FbX_CMD6	A9
FbX_CMD7	A7
FbX_CMD8	A2
FbX_CMD9	A0
FbX_CMD10	A4
FbX_CMD11	A1
FbX_CMD12	BA0
FbX_CMD13	WE#
FbX_CMD14	A15
FbX_CMD15	CAS#
FbX_CMD16	CS0#_H
FbX_CMD17	
FbX_CMD18	ODT_H
FbX_CMD19	CKE_H
FbX_CMD20	A13
FbX_CMD21	A8
FbX_CMD22	A6
FbX_CMD23	A11
FbX_CMD24	A5
FbX_CMD25	A3
FbX_CMD26	BA2
FbX_CMD27	BA1
FbX_CMD28	A12
FbX_CMD29	A10
FbX_CMD30	RAS#

Security Classification: Compal Secret Data

Issued Date: 2011/10/27      Deciphered Date: 2012/10/27

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FRD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.


**N13X-MEM Interface**

LA-7983P

Rev 0.3






Date: Thursday, January 05, 2012      Sheet 27 of 60

# Memory Partition A - Lower 32 bits








## Mode D - Mirror Mode Mapping

Address	DATA Bus	
FBx_CMD0	0..31	32..63
FBx_CMD1	CS0#_L	
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16		CS0#_H
FBx_CMD17		
FBx_CMD18		ODT_H
FBx_CMD19		CKE_H
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size <b>N13X-VRAM A Lower</b> Document Number <b>LA-7983P</b> Date: Thursday, January 05, 2012
				Sheet 28 of 60 Rev 0.3

# Memory Partition A - Upper 32 bits




## Mode D - Mirror Mode Mapping

Address	DATA Bus	
	0..31	32..63
FBx_CMD0	CS0#_L	
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16		CS0#_H
FBx_CMD17		
FBx_CMD18		ODT_H
FBx_CMD19		CKE_H
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-7983P
				Rev 0.3
Date:	Thursday, January 05, 2012	Sheet	29	of 60

# Memory Partition C - Lower 32 bits



## Mode D - Mirror Mode Mapping





Address	DATA Bus	
	0..31	32..63
FBx_CMD0	CS0#_L	
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16		CS0#_H
FBx_CMD17		
FBx_CMD18		ODT_H
FBx_CMD19		CKE_H
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#



Security Classification	Compal Secret Data		Title	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom Date: Thursday, January 05, 2012
Compal Electronics, Inc. <b>N13X-VRAM C Lower</b> LA-7983P				Document Number Sheet 30 of 60 Rev 0.3


# Memory Partition C - Upper 32 bits

- FBC\_D[0..63] <27,30>
- FBC\_MA[15..0] <27,30>
- FBC\_BA[2..0] <27,30>
- FBC\_DQM[7..0] <27,30>
- FBC\_DQS[7..0] <27,30>
- FBC\_DQS# [7..0] <27,30>



Group4 (IN1)

Group5 (TOP)





Group7 (IN3)




Group6 (BOT)

## Mode D - Mirror Mode Mapping

Address	DATA Bus	
FBx_CMD0	0..31	32..63
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16		CS0#_H
FBx_CMD17		
FBx_CMD18		ODT_H
FBx_CMD19		CKE_H
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#



Security Classification	Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>N13X-VRAM C Upper</b>	
Issued Date	2011/10/27	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Date		Rev
Custom	LA-7983P	Thursday, January 05, 2012		0.3
		Sheet 31 of 60		



**For N13P-GL strap table**

GPU	Frenq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N13P-GL	900 MHz	128M* 16* 8 2GB	Samsung (2Gb) K4W2G1646C-HC11	R PU 45K	R PD 45K	R PU 45K	n/a	n/a	R PD 45K	R PD 10K	R PD 15K
N13P-GL	900 MHz	128M* 16* 8 2GB	Hynix (2Gb) H5TQ1G63DFR-11C	R PU 45K	R PD 45K	R PU 45K	n/a	n/a	R PD 35K	R PD 10K	R PD 15K
N13P-GL	900 MHz	64M* 16* 8 1GB	Samsung (1Gb) K4W1G1646G-BC11	R PU 45K	R PD 45K	R PU 45K	n/a	n/a	R PD 20K	R PD 10K	R PD 15K
N13P-GL	900 MHz	64M* 16* 8 1GB	Hynix (1Gb) H5TQ1G63DFR-11C	R PU 45K	R PD 45K	R PU 45K	n/a	n/a	R PD 15K	R PD 10K	R PD 15K

10/11 Updated for NVIDIA update.

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PAD_CFG_ADR[3]	3GIO_PAD_CFG_ADR[2]	3GIO_PAD_CFG_ADR[1]	3GIO_PAD_CFG_ADR[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V

Resistor Values	Pull-up to +3VS_VGA	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

SUB_VENDOR	
0	No VBIOS ROM
1	BIOS ROM is present (Default)

3GIO_PADCFG	
3GIO_PADCFG[3:0]	
0110	Notebook Default

XCLK_417	
0	277MHz (Default)
1	Reserved

FB_0_BAR_SIZE	
0	Reserved
1	Reserved
2	256MB (Default)
3	Reserved

SLOT_CLK_CFG	
0	GPU and MCH don't share a common reference clock
1	GPU and MCH share a common reference clock (Default)

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)

VGA_DEVICE	
0	3D Device (Class Code 302h)
1	VGA Device (Default)

USER Straps	
User[3:0]	
1000-1100	Customer defined


PEX_PLL_EN_TERM	
0	Disable (Default)
1	Enable

PCIE_MAX_SPEED	
0	Limit to PCIE Gen1
1	PCIE Gen 2/3 Capable


Security Classification	Compal Secret Data		Title	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	<b>Compal Electronics, Inc.</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				<b>N13X MISC</b>
				<b>LA-7983P</b>
				Rev 0.3
				Date: Thursday, January 05, 2012
				Sheet 32 of 60





# LCD POWER CIRCUIT









# CMOS Camera




# VGA LCD/PANEL BD. Conn.



Security Classification	Compal Secret Data		Title	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LVDS/CAMERA Size Document Number Custom LA-7983P Date: Thursday, January 05, 2012 Sheet 33 of 60
				Rev 0.3




9/21 EMI request  
0ohm and mount



Security Classification		Compal Secret Data	
Issued Date	2011/10/27	Deciphered Date	2012/10/27
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Title			Compal Electronics, Inc.		
Title			CRT Connector		
Size	Document Number	Rev		0.3	
Custom	LA-7983P				
Date:	Thursday, January 05, 2012	Sheet	34	of	60




HDMI CLK+ CONN	C992	1	2	4.7P 0402 50V
HDMI CLK- CONN	C993	1	2	4.7P 0402 50V
HDMI TX0+ CONN	C994	1	2	4.7P 0402 50V
HDMI TX0- CONN	C995	1	2	4.7P 0402 50V
HDMI TX1+ CONN	C996	1	2	4.7P 0402 50V
HDMI TX1- CONN	C997	1	2	4.7P 0402 50V
HDMI TX2+ CONN	C998	1	2	4.7P 0402 50V
HDMI TX2- CONN	C999	1	2	4.7P 0402 50V

<17> HDMI_CLK_-CK	HDMI_CLK_-CK R465	1	2	11NH +-5% 0402	HDMI_CLK_- CONN
<17> HDMI_CLK+_CK	HDMI_CLK+_CK R464	1	2	11NH +-5% 0402	HDMI_CLK+_ CONN
<17> HDMI_TX0_-CK	HDMI_TX0_-CK R467	1	2	11NH +-5% 0402	HDMI_TX0_- CONN
<17> HDMI_TX0+_CK	HDMI_TX0+_CK R466	1	2	11NH +-5% 0402	HDMI_TX0+_ CONN
<17> HDMI_TX1_-CK	HDMI_TX1_-CK R469	1	2	11NH +-5% 0402	HDMI_TX1_- CONN
<17> HDMI_TX1+_CK	HDMI_TX1+_CK R468	1	2	11NH +-5% 0402	HDMI_TX1+_ CONN
<17> HDMI_TX2_-CK	HDMI_TX2_-CK R471	1	2	11NH +-5% 0402	HDMI_TX2_- CONN
<17> HDMI_TX2+_CK	HDMI_TX2+_CK R470	1	2	11NH +-5% 0402	HDMI_TX2+_ CONN

Security Classification	Compal Secret Data			<b>Compal Electronics, Ltd.</b>	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Title	<b>HDMI CONN</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev		0.3	
				<b>LA-7983P</b>	
Date: Thursday, January 05, 2012				Sheet	35 of 60



# Mini-Express Card for WLAN/WiMAX(Half)

## Mini-Express Card(WLAN/WiMAX)




Every power trace need: **W=20mils**

**For GreenCLK generate CLK:**  
**Mount: All parts in this page except Swing Level RES (Marked "\*\*\*\*")**  
**NA: PD108,**  
**Y1,R98,C180,C181,**  
**Y2,R169,C196,C197,**  
**Y6,C968,C969**




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Mini-Card/Green CLK
Size	Document Number	Rev	Date	
	LA-7983P	0.3	Thursday, January 05, 2012 1 Sheet 36 of 60	

# Atheros request can't disable LAN power




Vendor recommend reseve the PU resistor close LAN chip




SA000050E00\_S IC AR8161-AL3A-R QFN 40P E-LAN CTRL  
SA000052J10\_S IC AR8162-AL3A-R QFN 40P E-LAN CTRL

H --> Overclocking mode  
L --> Not overclocking mode



Near Pin13  
Near Pin19  
Near Pin31

Near Pin9  
Near Pin22  
Near Pin37




12/29, Y6 changes to SJ10000E800  
S CRYSTAL 25MHZ 10PF +-20PPM 7V25000014


Security Classification		Compal Secret Data	
Issued Date	2011/10/27	Deciphered Date	2012/10/27
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
LAN-AR8151/8161			
Document Number	LA-7983P		Rev 0.3
Date:	Thursday, January 05, 2012	Sheet	37 of 60



T1, T2 P/N to SP050007K00



Place Close to T2




Place Close to T1




Reserve gas tube for EMI go rural solution  
Place Close to T1, T2


SWR or LDO Mode Update




For ESD surge, Modify R1443 near to LAN chip side.







For ESD request, 10/26 update reserved




For EMI request, 10/27 update reserved





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN_Transformer	
				Document Number	Rev
				LA-7983P	
				Date:	Thursday, January 05, 2012
				Sheet	38 of 60




**REMOTE1,2+/-:**  
Trace width/space:10/10 mil  
Trace length:<8"



**FAN1 Conn**




**B**  
2P8 \* 8pcs




**E**

Security Classification	Compal Secret Data			<b>Compal Electronics, Ltd.</b>	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Title	<b>Fintek-Thermal IC/FAN/screw</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	<b>LA-7983P</b>
				Date: Thursday, January 05, 2012	Sheet


# BT MODULE CONN




# SATA HDD Conn.



# ODD Power Control







# SATA ODD FFC Conn.



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>HDD/ODD/BT Connector</b> Size: Document Number Custom: <b>LA-7983P</b> Date: Thursday, January 05, 2012
				Rev: 0.3
				Date: Thursday, January 05, 2012
				Sheet 40 of 60




CX20671  
 High Definition Audio Codec SoC  
 With Integrated Class-D Stereo  
 Amplifier.  
 An integrated 5 V to 3.3 V Low-dropout  
 voltage regulator (LDO).  
 An integrated 3.3 V to 1.8V Low-dropout  
 voltage regulator (LDO).




Security Classification	Compal Secret Data		Title	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	CX20671 Codec
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev	Rev	
	LA-7983P	0.3		
Date:	Thursday, January 05, 2012	Sheet	41	of 60




Vcc	3.3V +/- 5%				
R694	100K +/- 5%	V <sub>AD_BID</sub> min	V <sub>AD_BID</sub> typ	V <sub>AD_BID</sub> max	
Board ID	R695				
0	0	0 V	0 V	0 V	MP
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	PVT
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	DVT
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	EVT




PN : SA00004B20 S IC KB9012QF A3 LQFP 128P KB CONTROLLER




Security Classification	Compal Secret Data		Title	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	BIOS & EC I/O Port
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev	Date	
Customer	LA-7983P	0.3	Thursday, January 05, 2012   Sheet 42 of 60	




### Power Bottom Board Conn. 8pin




### Card Reader/Audio Jack SB CONN




### ON/OFF switch



### To TP/B Conn.





### LED B/D Conn,





pin	1	2	3	4	5
14	VDD	CLK	DAT	L	R
					GND

Security Classification		Compal Secret Data		Title	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	<b>Compal Electronics, Inc.</b> <b>ROM/KBD/PWR/CR/LED/TP Conn.</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number
				<b>LA-7983P</b>	
				Date:	Thursday, January 05, 2012
				Sheet	43 of 60
				Rev	0.3









### Left Ext.USB Conn.



### Right Ext.USB Cable Conn.



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Title	USB ext. ports	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-7983P	
				Date:	Thursday, January 05, 2012	Rev 0.3











10/11 Corrected.  
 <15> CLK\_PCIE\_USB30  
 <15> CLK\_PCIE\_USB30#  
 <15> PCIE\_PRX\_DTX\_P4  
 <15> PCIE\_PRX\_DTX\_N4  
 <15> PCIE\_PRX\_C\_DRX\_P4  
 <15> PCIE\_PRX\_C\_DRX\_N4

10/20 add 10k pu  
 <18> SMIB





10/14 R1172 modify to 300K  
 <18> SMIB

10/14 Modify to +3V from +3VALW  
 <15> CLKREQ\_USB30#




Place TX AC coupling Cap (C843-C850). Close to connector


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB3.0/Left USB Ports
Size	Document Number	Rev		
Custom		0.3		
Date:	Thursday, January 05, 2012	Sheet	45	of 60



For Intel S3 Power Reduction.



+1.5V to +1.5VS\_VGA Transfer





<10,53,54> SUSP

<42,45,51> SYSON




<25,42,51,52,53,54> SUSP#

<19,54> DGPU\_PWROK




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Title	DC Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev		Date	
Custom	LA-7983P	0.3		Thursday, January 05, 2012	
Date		Thursday, January 05, 2012		Sheet 46 of 60	

DC030006J00



Security Classification	Compal Secret Data		Title	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR DCIN / Vin Detector /Pre-charge C38-G series Chief River Schematic Rev 0.1 Date: Thursday, January 05, 2012   Sheet 47 of 60






ADP\_I need to write Charge Options Register (0x12H)=> bit6=1

0: IOUT is the 20x current amplifier output <default @ POR>  
1: IOUT is the 40x current amplifier output

PH1 under CPU bottom side :  
CPU thermal protection at 93 +/-3 degree C  
Recovery at 56 +/-3 degree C

For KB930 --> Keep PU201 circuit  
(Vth = 0.825V)

For KB9012 (Red square) --> Remove PU201 circuit, but keep PR206  
PH201, PR205, PR211, PQ201, PR208, PR212




Security Classification	Compal Secret Data	
Issued Date	2010/01/25	Deciphered Date
		2012/07/11

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER SERVICE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.	
PWR-BATTERY CONN/OTP	
Title	C38-G series Chief River Schematic
Date	Thursday, January 05, 2012
Sheet	48 of 60




Need EC write ChargeOption() bit[8]=1  
Setting (ACP to PHASE Rising Threshold)=1350mV(min)



CHGVADJ=(Vcell-4)/0.10627

Vcell	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V


CC=0.25A~3A  
IREF=1.016\*Icharge  
IREF=0.254V~3.048V  
VCHLIM need over 95mV



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/13	Deciphered Date	2012/07/11	Title
				<b>CHARGER</b>
				Size Document Number
				<b>C38-G series Chief River Schematic</b>
				Rev 0.1
				Date: Thursday, January 05, 2012 Sheet 49 of 60


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Note:  
 Use TPS51125 IC can remove RTC refernece LDO  
 Use TPS51427 IC must keep RTC refernece LDO



Security Classification		Compal Secret Data	
Issued Date	2010/01/25	Deciphered Date	2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

<b>Compal Electronics, Inc.</b>		
Title	<b>3VALWP/5VALWP</b>	
Size	Document Number	Rev
Custom	<b>C38-G series Chief River Schematic</b>	0.1
Date:	Thursday, January 05, 2012	Sheet 50 of 60



Security Classification		Compal Secret Data	
Issued Date	2010/01/25	Deciphered Date	2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.		
Title <b>PWR-+1.5VP/+1.8VSP</b>		
Size	Document Number	Rev
Custom	<b>C38-G series Chief River Schematic</b>	0.1
Date:	Thursday, January 05, 2012	Sheet 51 of 60

VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V


output voltage adjustable network

**+VCC\_SAP**  
TDC 4.2A  
Peak Current 6A  
OCP current 7.2A


The 1k PD on the VCCSA VID's are empty. These should be stuffed to ensure that VCCSA VID is 00 prior to VCCIO stability.





VCCPP\_PWRCTRL = "High" , Vo = 1.05V (SNB)  
VCCPP\_PWRCTRL = "Low" , Vo = 1V (IVB)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	<b>PWR +1.05VS_VCCPP/+0.75VSP</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.1
Date:	Thursday, January 05, 2012	Sheet	53	of	60



N13P-GL: 0.95V (VID5~0=101100)  
 N13M-GE: 0.9V (VID5~0=110000)




Layout Note:  
 Place near Phase1 Choke

For N13M-GE (15W without turbo)  
 PR806, PR812, PC823, PC848, PC849, PR832, PC801, PC802, PC803, PC804, PR804, PC805, PC806, PC807, PC808, PC809, PC810, PC811, PC812, PC813, PC814, PC815, PC816, PC817, PC818, PC819, PC820, PC821, PC822, PC824, PC825, PC826, PC827, PC828, PC829, PC830, PC831, PC832, PC833, PC834, PC835, PC836, PC837, PC838, PC839, PC840, PC841, PC842, PC843, PC844, PC845, PC846, PC847, PC849, PC850, PC851, PC852, PC853, PC854, PC855, PC856, PC857, PC858, PC859, PC860, PC861, PC862, PC863, PC864, PC865, PC866, PC867, PC868, PC869, PC870, PC871, PC872, PC873, PC874, PC875, PC876, PC877, PC878, PC879, PC880, PC881, PC882, PC883, PC884, PC885, PC886, PC887, PC888, PC889, PC890, PC891, PC892, PC893, PC894, PC895, PC896, PC897, PC898, PC899, PC900, PC901, PC902, PC903, PC904, PC905, PC906, PC907, PC908, PC909, PC910, PC911, PC912, PC913, PC914, PC915, PC916, PC917, PC918, PC919, PC920, PC921, PC922, PC923, PC924, PC925, PC926, PC927, PC928, PC929, PC930, PC931, PC932, PC933, PC934, PC935, PC936, PC937, PC938, PC939, PC940, PC941, PC942, PC943, PC944, PC945, PC946, PC947, PC948, PC949, PC950, PC951, PC952, PC953, PC954, PC955, PC956, PC957, PC958, PC959, PC960, PC961, PC962, PC963, PC964, PC965, PC966, PC967, PC968, PC969, PC970, PC971, PC972, PC973, PC974, PC975, PC976, PC977, PC978, PC979, PC980, PC981, PC982, PC983, PC984, PC985, PC986, PC987, PC988, PC989, PC990, PC991, PC992, PC993, PC994, PC995, PC996, PC997, PC998, PC999, PC1000


Security Classification		Compal Secret Data		Title	
Issued Date	2008/09/15	Deciphered Date	2012/07/11	Size	Document Number
				C38 Chief River Schematic	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Thursday, January 05, 2012	Sheet	54	of	60

Compal Electronics, Inc.  
**PWR - VGA CORE**




<b>Security Classification</b>		<b>Compal Secret Data</b>		<b>Compal Electronics, Inc.</b>	
Issued Date	2009/12/01	Deciphered Date	2012/07/11	Title	<b>PWR-CPU CORE</b>
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>					
Date	Thursday, January 05, 2012	Sheet	55	Rev	0.1

Document Number: C38-G series Chief River Schematic  
 Date: Thursday, January 05, 2012 Sheet 55 of 60



QC 45W CPU  
 VID1=0.9V  
 IccMax=94A  
 Icc\_Dyn=66A  
 Icc\_TDC=52A  
 R\_LL=1.9m ohm  
 OCP-110A

DC 35W CPU  
 VID1=1.05V  
 IccMax=53A  
 Icc\_Dyn=43A  
 Icc\_TDC=36A  
 R\_LL=1.9m ohm  
 OCP-65A







QC 45W GT2  
 VID1=1.23V  
 IccMax=46A  
 Icc\_Dyn=37A  
 Icc\_TDC=38A  
 R\_LL=3.9m ohm  
 OCP-55A

DC 35W GT2  
 VID1=1.23V  
 IccMax=33A  
 Icc\_Dyn=20.2A  
 Icc\_TDC=21.5A  
 R\_LL=3.9m ohm  
 OCP-40A


Security Classification	Compal Secret Data		Title	
Issued Date	2009/12/01	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>PWR-CPU CORE</b> C38-G series Chief River Schematic Rev 0.1
Date:	Thursday, January 05, 2012	Sheet	56	of 60





**+VCC\_CORE**


**+VCC\_GFXCORE\_AXG**



Below is 458544\_CRV\_PDDG\_0.5 Table 5-8.

Socket Bottom	5 x 22 $\mu$ F (0805) 5 x (0805) no-stuff sites
Socket Top	7 x 22 $\mu$ F (0805) 2 x (0805) no-stuff sites

**+V1.05S\_VCCP**



Security Classification	Compal Secret Data		Title	
Issued Date	2008/09/15	Deciphered Date	2012/07/11	<b>Compal Electronics, Inc.</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>PWR - PROCESSOR DECOUPLING</b>
				Size
			<b>C38-G series Chief River Schematic</b>	
Date:	Thursday, January 05, 2012	Sheet	57	of 60


Version change list (P.I.R. List)

Item	Reason for change	PG#	Modify List	Date	Phase
1	To facilitate EA test	P54	Change net name of pin 1 of PR825 from +VGA_CORE to +VGA_COREP	2011/10/19	DVT
2	Sense VSSIO_SENSE_L net close to IC	P53	Add PR718	2011/10/19	DVT
3	CPU controller compensation RC tuning	P55	Change PC904, PC907, PC908, PC909, PC926, PC928, PR929, PC936 and PR943	2011/10/19	DVT
4	EMI request	P51	Change PR503	2011/10/19	DVT
5	Back to Back MOS change	P49	Change PQ302	2011/12/06	PVT
6	Sense VSSIO_SENSE_L change according to FAE	P53	Add PR719 and PC721. Change PR718 and PR714	2011/12/06	PVT
7	Add IC G718	P48	Change PR205 to 4.42k (90W) and PR210 to 27.4k (90W)	2011/12/06	PVT
8	EC_ON RC change	P50	Change PR418 from 10k to 2.2k	2011/12/06	PVT
9	Unpop PR224 and add PR231 by HW request	P48	Unpop PR224 and add PR231	2011/12/21	PVT
10	Change CPU&GFX compensation RC by FAE recommendation	P55	PR902, PR903, PR947, PR948, PC901, PC905, PC929, PC930 and PC933	2011/12/21	PVT
11	Change charger's choke from 4.7u to 10u	P49	PL302	2011/12/21	PVT
12					
13					
14					
15					
16					
17					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
Size	Custom	Document Number	C38-G series Chief River Schematic		Rev 0.1
Date:	Thursday, January 05, 2012	Sheet	58	of	60

# COMPAL CONFIDENTIAL

**MODEL NAME:** *Power Sequence Block Diagram*  
**PCB NAME:** *LA-7981P*  
**REVISION:**  
**DATE:** *2011/07/13*



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2011/10/27	Deciphered Date	2012/10/27	Power sequence	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	LA-7983P	Rev 0.3
			Date:	Thursday, January 05, 2012	Sheet 59 of 60

Version change list (P.I.R. List)

Item	Reason for change	PG#	Modify List	Date	Phase
1	For NVIDIA update Strapping setting.	32	RV102 change to 10K ohm	10/11	B
2	PCIE BUS corrected for external USBcontroller	45	PCIE_PRX_DTX_P4/N4 Swapped	10/11	B
3	Modify USB3.0 Controller circuit	45	R1172 to 300k, R747 to 430k, C832 to 1U	10/14	B
4	Modify USB3.0 Controller circuit	45	U53.8 to +3V, R1177.2 to +3V . Add R4970	10/14	B
5	Modify LAN function design for surge.	38	Add R4966, R4967, R4968, R4969, for 10/100 SKU	10/18	B
6		38	Modify R1443 near to LAN chip side. Delete R1448 0 ohm.	10/18	B
7		38	Modify R1443 near to LAN chip side.	10/18	B
8		38	Add CHASSIS_GND, C989, C990, C991	10/18	B
9		38	Delete R1374, R1375, R1377, DL2~DL4.	10/25	B
10	Reserve HDMI EMI solution	35	Add C992~C999	10/25	B
11	Reserve LAN ESD solution	38	Add D74, link both MCTO_1 and chassis to ground.	10/27	B
12	Change component type.	43	C987 change to 0402 type	10/27	B
13		34	C538 change to 0402 type	10/27	B
14	Reserve LAN EMI solution	38	Add R4971~R4974	10/27	B
15	Reserve MAINPWON Oohm.	38	Add R4978	12/21	C
16	LAN Power Switch	37	Add Q130, R4977, C1001	12/21	C
17					

[www.s-manuals.com](http://www.s-manuals.com)