QCLA4 / QCLA5

Eureka 10FG

LA-8861P REV 0.2 Schematic

Intel Processor (Ivy Bridge) / PCH(Panther Point)
2012-02-09 Rev 0.2

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/11/11	Deciphered Date	2012/12/31

Title	Cover Page		
Size: Custom	Document Number: QCLA4 LA-8861P M/B		Rev: 0.2
Date: Tuesday, February 14, 2012	Sheet 1 of 58		



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/11/11	Deciphered Date 2012/12/31	Title: Block Diagram

Size	Document Number		Rev
	QCLA4 LA-8861P M/B		0.2
Date: Tuesday, February 14, 2012	Sheet 2 of 58		



Security Classification	Compal Secret Data		
Issued Date	2011/11/11	Deciphered Date	2012/12/31

Compal Electronics, Inc.		
Title	Power Tree	
Size	Document Number	Rev
	QCLA4 LA-8861P M/B	0.2
Date: Tuesday, February 14, 2012	Sheet 3 of 58	

Voltage Rails

(O MEANS ON X MEANS OFF)

power plane / State	+RTCVCC	B+	+5VL +3VL	+5VALW +3VALW +VSB	+1.5V	+5VS +3VS +1.8VS +1.5VS +1.05VS +0.75VS +CPU_CORE +VGA_CORE +GFX_CORE +VTT +VRAM_1.5VS +3VS_DGPU +1.05VS_DGPU
S0	O	O	O	O	O	O
S1	O	O	O	O	O	O
S3	O	O	O	O	O	X
S5 S4/AC	O	O	O	O	X	X
S5 S4/ Battery only	O	O	O	X	X	X
S5 S4/AC & Battery don't exist	O	X	X	X	X	X

PCH SM Bus Address

Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	A0 H	1010 0000 b
+3VS	DDR SO-DIMM 1	A4 H	1010 0100 b
+3VS	Clock Generator	D2 H	1101 0010 b
+3VS	WLAN/WIMAX		
+3VS	Clock Generator		

EC SM Bus1 Address

Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b

Power	Device	HEX	Address

EC SM Bus2 Address

Power	Device	HEX	Address
+3VS	PCH	96 H	1001 0110 b
+3VS	ATI GPU	82 H	1000 0010 b

Platform	SKU	CPU	PCH	VGA
Chief River		Clarksfield	HM76ES2/HM70C0 (PCHB0@/HM70C0@)	Themes/Chlsea (TH@/CH@)

BTO Option Table

Function	SKU	MIC		LAN		TPM			
description	SKU	MIC		LAN		TPM			
explain	PX4(reserve)	Dig Mic	Analog Mic	10/100M	Giga	9635	9655		
BTO	PX4@	CAM@	AMIC@	8105ELDO@	8111FVB@	TPM9635@	TPM9655@		

Function							
description							
explain							
BTO							

Function							
description							
explain							
BTO							

Function		
description		
explain		
BTO		

STATE \ SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#
Full ON	HIGH	HIGH	HIGH
S1(Power On Suspend)	HIGH	HIGH	HIGH
S3 (Suspend to RAM)	LOW	HIGH	HIGH
S4 (Suspend to Disk)	LOW	LOW	HIGH
S5 (Soft OFF)	LOW	LOW	LOW
G3	LOW	LOW	LOW

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/11/11	Deciphered Date	2012/12/31
Title	Notes List		
Size: Custom	Document Number: QCLA4 LA-8861P M/B		Rev: 0.2
Date: Tuesday, February 14, 2012	Sheet 4 of 58		

Power-Up/Down Sequence

- All the ASIC supplies, except for VDDR3, must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. There is no timing requirement on the ramp up of VDDR3 relative to other power rails.
- The external pull-up resistors on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD_CT have ramped up.
- VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
- For power down, reversing the ramp-up sequence is recommended.



[illegible]	"8 9	[illegible]	0 5	[illegible]
[illegible]	[illegible]	5**	5;	[illegible]
[illegible]	[illegible]	5**	5;	[illegible]
[illegible]	[illegible]	5**	5;	[illegible]
[illegible]	[illegible]	5**	5;	[illegible]
[illegible]	[illegible]	5**	5;	[illegible]
[illegible]	[illegible]	5**	5**	[illegible]
[illegible]	&0#	5**	5**	[illegible]



Note:
PX4.0 +VGA_CORE,VDDCI,+1.5VGS ON
PX4.0 +3VGS, +1.0VGS,+1.8VGS OFF
PX5.0 +3VGS,+VGA_CORE,VDDCI,+1.5VGS,+1.0VGS,+1.8VGS OFF

Power Seguence of Thames and Chelsea



Security Classification	Compal Secret Data			Compal Electronics, Inc.
Issued Date	2011/03/11	Deciphered Date	2012/03/11	Title: GPU Notes List
				Size: Custom; Document Number; Rev 0.2
				Date: Tuesday, February 14, 2012; Sheet 5 of 58



Buffered Rest to CPU



FAN Control Circuit (RPM)



Security Classification	Compal Secret Data		
Issued Date	2011/11/11	Deciphered Date	2012/12/31

Compal Electronics, Inc.	
Title	Ivy Bridge_JTAG/XDP/FAN
Size: Custom	Document Number: QCLA4 LA-8861P M/B
Rev	0.2
Date: Tuesday, February 14, 2012	Sheet 6 of 58



	PEG	DG suggest AC cap
IVY Bridge	Gen1/Gen2	75 nF~265 nF
	Gen3	180 nF~265 nF
SANDY Bridge	Gen1/Gen2	100 nF~220 nF

AMD GPU (Themes & Chlsea) only support up to Gen2

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/11/11	Deciphered Date 2012/12/31	Title: Ivy Bridge_DMI/PEG/FDI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size: D25 Custom; Document Number: QCLA4 LA-8861P M/B; Rev: 0.2
			Date: Tuesday, February 14, 2012; Sheet 7 of 58





Security Classification	Compal Secret Data		
Issued Date	2011/11/11	Deciphered Date	2012/12/31

Compal Electronics, Inc.	
Title	Ivy Bridge_DDR3
Size: Custom	Document Number: QCLA4 LA-8861P M/B
Rev	0.2
Date: Tuesday, February 14, 2012	Sheet 8 of 58

POWER



Security Classification	Compal Secret Data		
Issued Date	2011/11/11	Deciphered Date	2012/12/31

Compal Electronics, Inc.			
Title: Ivy Bridge_POWER-1			
Size: Custom	Document Number: QCLA4 LA-8861P M/B		Rev: 0.2
Date: Tuesday, February 14, 2012	Sheet 9 of 58		

POWER



VCCSA_VID0	VCCSA_VID1	+VCCSA
0	0	0.90 V
0	1	0.80 V
1	0	0.725 V
1	1	0.675 V

For Sandy Bridge

Security Classification	Compal Secret Data		
Issued Date	2011/11/11	Deciphered Date	2012/12/31

Compal Electronics, Inc.	
Title	Ivy Bridge_POWER-2
Size: Custom	Document Number: QCLA4 LA-8861P M/B
Rev	0.2
Date: Tuesday, February 14, 2012	Sheet 10 of 58



CFG Straps for Processor

(CFG[17:0] internal pull high 5~15K to VCCIO)

CFG2 — RC79 1K_0402_1%

PEG Static Lane Reversal - CFG2 is for the 16x

CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0:Lane Reversed

CFG4 — RC82 1K_0402_1% @

Embedded Display Port Presence Strap

CFG4	* 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port

CFG7 — RC85 1K_0402_1% @

PEG DEFER TRAINING

CFG7	* 1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

CFG6 — RC84 1K_0402_1% @

CFG5 — RC83 1K_0402_1% @

PCIE Port Bifurcation Straps

CFG[6:5]	* 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/11/11	Deciphered Date 2012/12/31	Title: Ivy Bridge_GND/RSVD/CFG
			Size: Custom; Document Number: QCLA4 LA-8861P M/B; Rev: 0.2
			Date: Tuesday, February 14, 2012; Sheet 11 of 58

DDR3 SO-DIMM A
Reverse Type

DDR_A_DQS[0..7] <8>
DDR_A_DQS#[0..7] <8>
DDR_A_D[0..63] <8>
DDR_A_MA[0..15] <8>

Intel DDR Vref M3









please place these caps near the reference power plane of CMD/AD





close to JDDRH.126

Swap DIMMA to DDR3H
(for layout concern)

Layout Note:
Place near JDDRH

Layout Note: Place these 4 Caps near Command and Control signals of DIMMA

Layout Note:
Place near JDDRH.203 and 204







Security Classification	Compal Secret Data			Compal Electronics, Inc.
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title: DDRIII-SODIMM0

Size: Custom	Document Number: QCLA4 LA-8861P M/B		Rev: 0.2
Date: Tuesday, February 14, 2012	Sheet 12 of 58		

Reverse Type
DDR3 SO-DIMM B

JDDR3L

DDR_B_DQS#[0..7] <8>
DDR_B_DQS[0..7] <8>
DDR_B_D[0..63] <8>
DDR_B_MA[0..15] <8>

Close to JDDRL.1

Close to JDDRL.126

RD12 1K_0402_1%
RD13 1K_0402_1%
RD14 10K_0402_5%
RD15 10K_0402_5%

LCN_DAN06-K4406-0103

Swap DIMMB to DDR3L
(for layout concern)

Layout Note:
Place near JDDRL

Layout Note: Place these 4 Caps near Command and Control signals of DIMMB

Layout Note:
Place near JDDRL.203 and 204

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/11/11	Deciphered Date 2012/12/31	Title: DDRIII-SODIMM1
Size: Custom	Document Number: QCLA4 LA-8861P M/B		Rev: 0.2
Date: Tuesday, February 14, 2012	Sheet 13 of 58		

GFX PCIE LANE REVERSAL



LVDS Interface



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/08/01	Deciphered Date	2013/01/01
Title	ATI_SeymourXT_M2_PCIE/LVDS		
Size: Custom	Document Number: QCLA4 LA-8861P M/B		Rev: 0.2
Date: Tuesday, February 14, 2012	Sheet 14 of 58		



Security Classification	Compal Secret Data	
Issued Date	2011/08/01	Deciphered Date 2013/01/01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: ATI_SeymourXT_M2_Main_MSIC

Size: Custom | Document Number: QCLA4 LA-8861P M/B | Rev: 0.2

Date: Tuesday, February 14, 2012 | Sheet 15 of 58









Security Classification	Compal Secret Data		
Issued Date	2011/08/01	Deciphered Date	2013/01/01

Compal Electronics, Inc.

Title: ATI_SeymourXT_M2_BACO POWER

Size: Custom | Document Number: QCLA4 LA-8861P M/B | Rev: 0.2

Date: Tuesday, February 14, 2012 | Sheet 16 of 58



Security Classification	Compal Secret Data		
Issued Date	2011/08/01	Deciphered Date	2013/01/01

Compal Electronics, Inc.

Title: ATI_SeymourXT_M2_Power

Size	Document Number	Rev
Custom	QCLA4 LA-8861P M/B	0.2

Date: Tuesday, February 14, 2012 Sheet 17 of 58



Security Classification	Compal Secret Data		
Issued Date	2011/08/01	Deciphered Date	2013/01/01

Compal Electronics, Inc.

Title: ATI_SetmourXT_M2_PWR_GND

Size: B25 Custom | Document Number: QCLA4 LA-8861P M/B | Rev: 0.2

Date: Tuesday, February 14, 2012 | Sheet 18 of 58



Co-lay Chelsea/Thames

	Thames M2	Chelsea M2
RV129	240	@
RV130	@	@
RV131	240	@
RV132	@	@
RV134	240	120
RV135	240	120

This basic topology should be used for DRAM_RST for Capacitors and Resistor values are an example only. || Cap values will depend on the DRAM load and will calculated for different Memory ,DRAM Load and boa Signal Spec.
Place all these components very close to GPU (Withi 25mm) and keep all component close to each Other (w 5mm) except Rser2

DDR3/GDDR5.These The Series R and have to be rd to pass Reset

n
ithin

route 50ohms single-ended/100ohms diff and keep short
Debug only, for clock observation, if not needed, D 5mil 5mil

NI

Security Classification	Compal Secret Data		
Issued Date	2011/08/01	Deciphered Date	2013/01/01

Compal Electronics, Inc.

Title: ATI_SeymourXT_M2_MEM IF

Size: Custom | Document Number: QCLA4 LA-8861P M/B | Rev: 0.2

Date: Tuesday, February 14, 2012 | Sheet 19 of 58

CHANNEL A: 256MB/512MB DDR3



Security Classification	Compal Secret Data		
Issued Date	2011/08/01	Deciphered Date	2013/01/01

Compal Electronics, Inc.

Title: ATI_SeymourXT_M2_VRAM_A

Size	Document Number	Rev
C	QCLA4 LA-8861P M/B	0.2

Date: Tuesday, February 14, 2012 | Sheet 20 of 58

CHANNEL B: 256MB/512MB DDR3



Compal Electronics, Inc.

Title: ATI_SeymourXT_M2_VRAM_B

Size	Document Number	Rev
C	QCLA4 LA-8861P M/B	0.2

Date: Tuesday, February 14, 2012 | Sheet 21 of 58



	Bits[5:4]	Bits[3:1]	Capacitor	R_pu	R_pd
PS_0[5:1]	1 1	0 0 1	NC	8.45k	2k
PS_1[5:1]	1 1	0 0 0	NC	NC	4.75k
PS_2[5:1]	0 0	0 0 0	680 nF	NC	4.75k
PS_3[5:1]	1 1	0 0 0	NC	NC	4.75k



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1 = INSTALL 10K RESISTOR
X = DESIGN DEPENDANT
NA = NOT APPLICABLE

MLPS Bit	STRAPS	Conventional Pin Strap Equivalent	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
PS_0[3:1]	ROMIDCFG(2:0)	GPIO[13:11]	Memory aperture size select 256MB: 0 0 1	0 0 1
PS_0[4]	N/A	GENLK_VSYNC	Must be 1 at rest. (Chelsea PRO)	1
PS_1[1]	STRAP_BIF_GEN3_EN_A	GPIO2	PCIE Gen3 capability 0: 2.5GT/s 1: 5GT/s	0
PS_1[2]	STRAP_BIF_CLK_PM_EN	GPIO8	PCIE clock power management capability.	0
PS_1[3]	N/A	GENLK_CLK	Must be 0 at rest. (Chelsea PRO)	0
PS_1[4]	TX_PWRS_ENB	GPIO0	PCIE full TX output swing 0: Half swing 1: Full swing	1
PS_1[5]	TX_DEEMPH_EN	GPIO1	PCIE transmitter de-emphsis enable 0: Disable 1: Enable	1
PS_2[1] PS_2[2]	N/A	N/A	Reserved	N/A
PS_2[3]	BIOS_ROM_EN	GPIO_22_ROMCSB	Enable external BIOS ROM 0: Disable 1: Enable	0
PS_2[4]	VGA DIS	GPIO9	VGA disable 0: Enable 1: Disable	0
PS_2[5] PS_3[3:1]	N/A	N/A	Reserved	N/A
PS_0[5] PS_3[4] PS_3[5]	AUD_PORT_CONN_PINSTRAP[0] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[2]	N/A	Audio-capable display outputs 0 0 0 All endpoints are usable 1 1 1 No usable endpoints.	1 1 1
AUD[1] AUD[0]	HSYNC VSYNC		AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0

AMD RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT I NSTALL RESISTOR. IF THESE GPIOS ARE USED, THEY MUST KEEP " LOW" AND NOT CONFLICT DURING RESET

GPIO21	H2SYNC	GENERICC	GPIO2	GPIO8

VRAM Straps

	!	"#$%	"#$%	"#$%	
64MX16 (1G)	H5TQ1G63DFR-11C	0	0	1	
64MX16 (1G)	K4W1G1646G-BC11	1	0	1	
* 128M16 (2G)	H5TQ2G63BFR-11C	0	1	1	
* 128M16 (2G)	K4W2G1646C-HC11	1	1	1	



Modify VRAM Straps different from AMD platform
(Because BIOS team want to Common VBIOS,
Seperate VRAM Straps could be easily control VRAM
if AMD & Intel have different VRAM turning setting)



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/11/11	Deciphered Date 2012/12/31	Title ATI_STRAP PINS
			Size Custom / Document Number / Rev
			Date: Tuesday, February 14, 2012 Sheet 22 of 58



Security Classification	Compal Secret Data		
Issued Date	2011/11/11	Deciphered Date	2012/12/31

Compal Electronics, Inc.			
Title: LVDS			
Size: Custom	Document Number: QCLA4 LA-8861P M/B		Rev: 0.2
Date: Tuesday, February 14, 2012	Sheet 23 of 58		

CRT CONNECTOR









Reserve 0 ohm for debug CRT





2/9: Add for ESD request

From VGA for debug CRT





Security Classification	Compal Secret Data			Compal Electronics, Inc.
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title: CRT

Size: B/26	Document Number: QCLA4 LA-8861P M/B		Rev: 0.2
Date: Tuesday, February 14, 2012	Sheet 24 of 58		





change to 67ohm



2/9: Add for ESD request



2/9: Add for ESD request









HDMI Connector



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/11/11	Deciphered Date 2012/12/31	Title: HDMI Conn.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size: B25 Document Number: QCLA4 LA-8861P M/B Rev: 0.2
			Date: Tuesday, February 14, 2012 Sheet 25 of 58

CMOS Setting, near DDR Door

iME Setting.

Integrated SUS 1.05V VRM Enable

PCH_INTVRMEN	High - Enable Internal VRs (must be always pulled high)

PCH_SPKR
High = Enabled "No Reboot Mode"
Low = Disabled (Default)

ME debug mode,
this signal has a weak internal pull down
* Low = Disable (default)
High = Enable (flash descriptor security overide)

* This signal has a weak internal pull down
H=>On Die PLL is supplied by 1.5V
L=>On Die PLL is supplied by 1.8V
Need to pull high for Chief River Mobile platform

Change Net name due to this function is high active

Placement near to YH1

BOOT BIOS Strap Bit 0
If use GCLK, please delete DH1

SPI ROM for BIOS & ME (4MByte)

4MB ROM P/N:
SA000041P00
SA00003K800
SA00004LI00

SPI ROM for Win8 (2MByte)

2MB ROM P/N:
SA000041N00
SA00003FO10

Socket: SP07000F500/SP07000H900
Please place U13 & U4 close to U2 PCH,
please place RH66, RH67, RH68 near UH3
Please place RH267 near RH66, Please place RH271 ne ar RH67,
Please place RH269 near RH68.

Security Classification	Compal Secret Data		
Issued Date	2011/11/11	Deciphered Date	2012/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: PCH_HDA/JTAG/SATA/SPI/LPC

Size: Custom | Document Number: QCLA4 LA-8861P M/B | Rev: 0.2

Date: Tuesday, February 14, 2012 | Sheet 26 of 58



Security Classification	Compal Secret Data		
Issued Date	2011/11/11	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: PCH_PCI-E/SMBUS/CLK

Size: Custom | Document Number: QCLA4 LA-8861P M/B | Rev: 0.2

Date: Tuesday, February 14, 2012 | Sheet 27 of 58



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/11/11	Deciphered Date 2012/12/31	Title: PCH_DMI/FDI/PM
Size: Custom	Document Number: QCLA4 LA-8861P M/B		Rev: 0.2
Date: Tuesday, February 14, 2012	Sheet 28 of 58		



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/11/11	Deciphered Date 2012/12/31	Title: PCH_CRT/LVDS/HDMI

Size: Custom	Document Number: QCLA4 LA-8861P M/B		Rev: 0.2
Date: Tuesday, February 14, 2012	Sheet 29 of 58		


For PX5
UH1E
RSVD
PCI
USB
EHCI 1
EHCI 2
PANTHER-POINT_FCBGA989
PCHB0@
USB-Left1
USB-Left2
USB-Right1
USB-Right2
CardReader
WiMax
Int. Camera
Left
Right
Within 500 mils
Intel Anti-Theft Techonlogy
NV_ALE
High=Endabled
Low=Disable(floating)
Boot BIOS Strap
RF_OFF#
PCH_GPIO19
Boot BIOS Loaction
0 0 LPC
0 1 Reserved
1 0 PCI
1 1 SPI
A16 Swap Override Strap
WL_OFF#
Low= A16 swap override Enable
High= A16 swap override Disable
by ESD requestion and place near CPU
Add new PCI CLK to TPM
SN74AHC1G08DCKR_SC70-5
Security Classification
Compal Secret Data
Issued Date
2011/11/11
Deciphered Date
2012/12/31
Compal Electronics, Inc.
PCH_PCI/USB/NAND
Size
Custom
Document Number
QCLA4 LA-8861P M/B
Rev
0.2
Date:
Tuesday, February 14, 2012
Sheet
30
of
58



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/11/11	Deciphered Date 2012/12/31	Title: PCH_CPU/GPIO

Size: Custom	Document Number: QCLA4 LA-8861P M/B		Rev: 0.2
Date: Tuesday, February 14, 2012	Sheet 31 of 58		



PCH Power Rail Table
Refer to PCH EDS R1.0

Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.228
VccADAC	3.3	0.063
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.7
VccDMI	1.1	0.047
VccIO	1.05	3.711
VccASW	1.05	0.903
VccSPI	3.3	0.01
VccDSW	3.3	0.001
VccDFTERM	1.8	0.002
VccRTC	3.3	N/A
VccSus3_3	3.3	0.095
VccSusHDA	3.3	0.01
VccVRM	1.5	0.167
VccCLKDMI	1.05	0.07
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04

+3VALW to +3V_PCH



Security Classification	Compal Secret Data		
Issued Date	2011/11/11	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: PCH_POWER-1

Size: Custom | Document Number: QCLA4 LA-8861P M/B | Rev: 0.2

Date: Tuesday, February 14, 2012 | Sheet 32 of 58



Security Classification	Compal Secret Data		
Issued Date	2011/11/11	Deciphered Date	2012/12/31

Compal Electronics, Inc.	
Title	PCH_POWER-2
Size: Custom	Document Number: QCLA4 LA-8861P M/B
Rev	0.2
Date: Tuesday, February 14, 2012	Sheet 33 of 58



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	PCH_GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size: Custom	Document Number: QCLA4 LA-8861P M/B	Rev: 0.2
				Date: Tuesday, February 14, 2012	Sheet 34 of 58

SATA HDD Conn.



SATA ODD Conn



SATA ODD Conn (for 15')



Power Button & RUSB connector









Security Classification	Compal Secret Data		
Issued Date	2011/11/11	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: SATA-HDD/ODD/USB

Size | Document Number: QCLA4 LA-8861P M/B | Rev: 0.2

Date: Tuesday, February 14, 2012 | Sheet 35 of 58

Slot 1 Half PCIe Mini Card-WLAN/ WiMax



WLAN&BT Combo module circuits

	BT on module Enable	BT on module Disable
BT_ON#	H	L



For isolate Intel Rainbow Peak and Compal Debug Card.

+3VALW TO +3V_WLAN for AOAC and WOWL





Security Classification	Compal Secret Data		
Issued Date	2011/11/11	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: PCIe-WLAN/GCLK

Size | Document Number: QCLA4 LA-8861P M/B | Rev: 0.2

Date: Tuesday, February 14, 2012 | Sheet 36 of 58



LAN	WOL	LAN_EN		ISOLATEB	
		S0	Sx	S0	Sx
0	0	0	0	1	1
0	1	0	0	1	1
1	0	1	1	1	1
1	1	1	1	1	0*

*

S3: after SUSP# assert low over 100ms
S4/S5: after SYSON assert low over 100ms

Security Classification	Compal Secret Data		
Issued Date	2011/11/11	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: PCIe-LAN-RTL8105E/8111F

Size: Custom | Document Number: QCLA4 LA-8861P M/B | Rev: 0.2

Date: Tuesday, February 14, 2012 | Sheet 37 of 58

CardReader Conn.





TPM1.2 on board



Security Classification	Compal Secret Data		
Issued Date	2011/11/11	Deciphered Date	2012/12/31

Compal Electronics, Inc.	
Title	USB-CardReader RTS5129/TPM
Size: Custom	Document Number: QCLA4 LA-8861P M/B
Rev	0.2
Date: Tuesday, February 14, 2012	Sheet 38 of 58

Sleep & Charge Function



SLP_CHG#	SELCDP	Function
0	X	DCP autodetect with mouse/keyboard wakeup
1	0	S0 charging with SDP only
1	1	S0 charging with CDP or SDP only















Security Classification	Compal Secret Data		
Issued Date	2011/11/11	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: PCIe-USB3.0 connector

Size: Custom | Document Number: QCLA4 LA-8861P M/B | Rev: 0.2

Date: Tuesday, February 14, 2012 | Sheet 39 of 58



Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-I (PIN 32, 33)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
	5.1K	(PIN 48)	
SENSE B	39.2K	PORT-E (PIN 14, 15)	
	20K	PORT-F (PIN 16, 17)	
	10K	PORT-H (PIN 20)	

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/11/11	Deciphered Date	2012/12/31
Title	HDA-ALC259		
Size: Custom	Document Number		Rev
Date: Tuesday, February 14, 2012	Sheet 40 of 58		


UB1
KB9012QF-A3_LQFP128_14X14
LPC & MISC
PWM Output
AD Input
DA Output
PS2 Interface
Int. K/B Matrix
SPI Device Interface
SPI Flash ROM
GPIO
SM Bus
GPO
GPI
For EMI
PX5 current leakage
Close to EC
For KB9012 EC_ON low pulse work around
TV tuner temperature
PU by each project function decide
Reserve this signal to EC by SW demand 2011/10/18a
VCIN0_PH connect to power portion (9012 only)
Reserved for DS3 feature
PROCHOT_IN connect to power portion (9012 only)
VCOUT0_PH connect to power portion (9012 only)
Voltage Comparator Pins FOR 9012 A3
VCIN0 pin109
VCIN1 pin102
>1.2V
<1.2V
VCOUT0 pin104
HIGH
LOW
VCOUT1 pin103
LOW
HIGH
VGA_SEL (for thermal sensor)
High
Low
Pin117
Thames
Chelsea
Address
82h
9Ah
Security Classification
Compal Secret Data
Issued Date
2011/11/11
Deciphered Date
2012/12/31
Compal Electronics, Inc.
LPC-EC-KB9012&930
Size
Document Number
Rev 0.2
Date: Tuesday, February 14, 2012
Sheet 41 of 58

LPC Debug Port

Place the PAD under DDR DIMM.





For EMI

KEYBOARD CONN.





For EMI

Close to JKB

Security Classification	Compal Secret Data		
Issued Date	2011/11/11	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: Debug/KB

Size | Document Number: QCLA4 LA-8861P M/B | Rev: 0.2

Date: Tuesday, February 14, 2012 | Sheet 42 of 58

Touchpad Connector



WiMAX LED



SATA LED



ESD solution

EMI solution

Screw Hole



PCB Fedical Mark PAD

ISPD

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/11/11	Deciphered Date 2012/12/31	Title: PWR/TP/LED/LP/LS/Screw
Size	Document Number		Rev 0.2
	QCLA4 LA-8861P M/B		
Date: Tuesday, February 14, 2012	Sheet 43 of 58		

+3VALW TO +3VS



change R409 to 120k 5%

+5VALW TO +5VS





For S3 CPU Power Saving





+5VS TO +5VS_ODD



Security Classification	Compal Secret Data		
Issued Date	2011/11/11	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: DC-DC INTERFACE

Size | Document Number: QCLA4 LA-8861P M/B | Rev: 0.2

Date: Tuesday, February 14, 2012 | Sheet 44 of 58



Security Classification	Compal Secret Data		
Issued Date	2009/01/23	Deciphered Date	2010/01/23

Compal Electronics, Inc.

Title: PWR-DCIN / BATT CONN / OTP

Size | Document Number: SAMSUNG | Rev: 0.2

Date: Tuesday, February 14, 2012 | Sheet 45 of 58



Vin Dectector & ILIM

2.4 < Vdetect < 3.15V

	Min.	Typ	Max.
H-->L		17.296V	
L-->H		17.7V	

ILIM and external DPM 3A

Security Classification	Compal Secret Data		
Issued Date	2009/01/23	Deciphered Date	2010/01/23

Compal Electronics, Inc.

Title: PWR-CHARGER

Size | Document Number: SAMSUNG | Rev: 0.2

Date: Tuesday, February 14, 2012 | Sheet 46 of 58



Security Classification	Compal Secret Data		
Issued Date	2007/08/02	Deciphered Date	2008/08/02

Compal Electronics, Inc.

Title: PWR-3.3VALWP/5VALWP

Size: Custom | Document Number: QCLA4 LA-8861P M/B | Rev: 0.2

Date: Tuesday, February 14, 2012 | Sheet 47 of 58



Security Classification	Compal Secret Data		
Issued Date	2010/07/20	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: PWR-1.5VP / +0.75VSP

Size: Custom | Document Number: SAMSUNG | Rev: 0.2

Date: Tuesday, February 14, 2012 | Sheet 48 of 58



Security Classification	Compal Secret Data		
Issued Date	2010/07/20	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: PWR-V1.05SP

Size: Custom | Document Number: SAMSUNG | Rev: 0.2

Date: Tuesday, February 14, 2012 | Sheet 49 of 58



Security Classification	Compal Secret Data		
Issued Date	2009/01/23	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: PWR-1.8VSP

Size | Document Number: SAMSUNG | Rev: 0.2

Date: Tuesday, February 14, 2012 | Sheet 50 of 58

The 1k PD on the VCCSA VIDs are empty.
These should be stuffed to ensure that
VCCSA VID is 00 prior to VCCIO stability.

VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

output voltage adjustable network

+VCC_SAP
TDC 4.2A
Peak Current 6A
OCP current 7.2A



Security Classification	Compal Secret Data		
Issued Date	2010/07/20	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: PWR-VCC_SAP

Size: C | Document Number: SAMSUNG | Rev: 0.2

Date: Tuesday, February 14, 2012 | Sheet 51 of 58



Security Classification	Compal Secret Data		
Issued Date	2009/12/01	Deciphered Date	2010/12/31

Compal Electronics, Inc.

Title: PWR-CPU_CORE

Size	Document Number	Rev
Custom	QCL70	0.2

Date: Tuesday, February 14, 2012 Sheet 52 of 58



QC 45W CPU
VID1=0.9V
IccMax=94A
Icc_Dyn=66A
Icc_TDC=56A
R_LL=1.9m ohm
OCP~110A

DC 35W CPU
VID1=1.05V
IccMax=53A
Icc_Dyn=43A
Icc_TDC=33A
R_LL=1.9m ohm
OCP~65A

QC 45W CPU (HF)
solution: 3+2
MOS: cpu_core --> □ 2(AON7518) □ 1(FDMS0308AS)
Gfx_core --> □ 2(AON7518) □ 1(FDMS0308AS)

QC 45W CPU
solution: 3+2
MOS: cpu_core --> □ 1(AON7518) □ 1(FDMS0308AS)
Gfx_core --> □ 1(AON7518) □ 1(FDMS0308AS)

DC 35W CPU
solution: 2+1
MOS: cpu_core --> □ 1(AON7518) □ 1(FDMS0308AS)
Gfx_core --> □ 1(AON7518) □ 1(FDMS0308AS)





QC 45W GT2
VID1=1.23V
IccMax=46A
Icc_Dyn=37A
Icc_TDC=38A
R_LL=3.9m ohm
OCP~55A

DC 35W GT2
VID1=1.23V
IccMax=33A
Icc_Dyn=20.2A
Icc_TDC=21.5A
R_LL=3.9m ohm
OCP~40A

Security Classification	Compal Secret Data		
Issued Date	2009/12/01	Deciphered Date	2010/12/31

Compal Electronics, Inc.

Title: PWR-CPU_CORE

Size	Document Number	Rev
C	QCL70	0.2

Date: Tuesday, February 14, 2012 Sheet 53 of 58



Below is 458544_CRV_PDDG_0.5 Table 5-8.

Socket Bottom	5 x 22 □F (0805) 5 x (0805) no-stuff sites
Socket Top	7 x 22 □F (0805) 2 x (0805) no-stuff sites

+VGA_CORE



Chief River	330uF*9m	470uF*4.5m	22uF	10uF
8layer for DC CPU	4		16	10
8layer for QC CPU	5		16	10
6layer for DC CPU	5		16	10
6layer for QC CPU	4	1	16	10
GFX_CORE DC	2		12	
GFX_CORE QC	3		12	
1.05V_VCCP	2		12	

Security Classification	Compal Secret Data		
Issued Date	2008/09/15	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: PWR - PROCESSOR DECOUPLING

Size	Document Number	Rev
	QCLA4 LA-8861P M/B	0.2

Date: Tuesday, February 14, 2012 Sheet 54 of 58



	Thames XT	Chelsea Pro
VGA_PCIE	1.0V	0.95V
PR-722	47.5K SD034475280	63.4K SD03463K280

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/08/16	Deciphered Date 2012/08/15	Title +VGA_COREP / +VGA_PCIE(+1.0VGS)
			Size Document Number QCLA4 LA-8861P M/B Rev 0.2
			Date: Tuesday, February 14, 2012 Sheet 55 of 58

+VDDCI
TDC 2.2A

OCP current 3A



Thames	VDDCI_VID	
High	1V	PR1003 4.99K SD034499180 PR1007 29.4K SD034294280
Low	0.9V	PR1003 4.99K SD034499180

Chelsea	VDDCI_VID	
High	0.95V	PR1003 5.23K SD034523180 PR1007 86.6K SD034866280
Low	0.91V	PR1003 5.23K SD034523180

Security Classification	Compal Secret Data		
Issued Date	2011/08/16	Deciphered Date	2012/08/15

Compal Electronics, Inc.

Title: +VDDCIP

Size | Document Number: QCLA4 LA-8861P M/B | Rev: 0.2

Date: Tuesday, February 14, 2012 | Sheet 56 of 58

1.	2011/09/29	P51-PWR_+3VALWP/+5VALWP		Change PU330 to RT8205L	Change source
2.	2011/09/29	P53-PWR_ +1.05VS_VCCP/+16V	SP	Change PU400 to RT8237C	Change source
3.	2011/09/29	P54-PWR_+VCCSAP/1.8VSP		Change PU450 to SY8037B	Change source
4.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change HMOS to MDV1525	Change source
5.	2011/09/29	P53-PWR_ +1.05VS_VCCP/+16V	SP	Change HMOS to MDV1525	Change source
6.	2011/09/29	P49-PWR_BATTERY CONN / OTP		Change PD5,PD6 to SCA00001G00	ESD team request
7.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PR589 from 348 to 8.06k	FAE suggestion
8.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PR590 from 3.65k to 806	FAE suggestion
10.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PC574 from 680P to 0.033u	FAE suggestion
11.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PC577 from 4700P to 0.033u	FAE suggestion
12.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PR548 from 1.21k to 8.06k	FAE suggestion
13.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PR550 from 10.7k to 806	FAE suggestion
14.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PC547 from 680P to 0.033u	FAE suggestion
15.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PC551 from 4700P to 0.033u	FAE suggestion
16.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Add snubber and boost resistor	For 3x3 H-MOS solution
17.	2011/09/29	P49-PWR_BATTERY CONN / OTP		Add PR22 120k,PR27 100k, PR32 0 Ohm	For 120W adapter protect(9012)
18.	2011/09/29	P58-PWR_VGA_CORE		Remove PC803, PC804 add PC806 47u	For Nvidia suggestion
19.	2011/09/29	P51-PWR_+3VALWP/+5VALWP		Change PC360 to SE000006R80	Change source
20.	2011/09/29	P58-PWR_VGA_CORE		Change PC702 to SE00000H180	Change source
21.	2011/09/29	P49-PWR_BATTERY CONN / OTP		Add PR17 14k, PR33 0 Ohm	For CPU temperature protect(9012)
22.	2011/09/29	P51-PWR_+3VALWP/+5VALWP		Add PR373 0 Ohm	For 3/5 V always power on(9012)

Compal Electronics, Inc.

Title: Power PIR

Size	Document Number	Rev
Custom	QFKAA	0.2

Date: Tuesday, February 14, 2012 Sheet 57 of 58

HW PIR (Product Improve Record)

QCLA4 LA-8861P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.1 TO 0.2

NO	DATE	PAGE	MODIFICATION LIST		PURPOSE	
1.	02/01	16	Remove PX_MODE and BACO components		No support PX4.0 by K99's request	
2.	02/01	18	Remove PX_EN and RV125		No support PX4.0 by K99's request	
3.	02/01	12	Change RD9.2 to GND		Correct the DDR SPD address	
4.	02/01	13	Change RD15.1 to +3VS		Correct the DDR SPD address	
5.	02/01	26	Stuff BIOS 2M ROM:UH4,RH267,RH269,	CH100,RH271,RH69,CH21	For win8 common design	
6.	02/01	27	Change JTP footprint to ACES_50504	-0120N-001_12P	Follow connector list	
7.	02/01	40	Add JMIC ACES_50271-0020N-001_2P		From K99's request to change AMIC	
8.	02/01	36	Change JWLAN footprint to ACES_889	11-5204_52P	Follow connector list	
9.	02/01	38	Remove INT_MIC from JCRIO.1		From K99's request to change AMIC	
10.	02/01	37	Reserve PJ31 from +3VALW_PCH to +3	V_LAN	To save power consumption	
11.	02/06	38	Swap LR9		For layout smoothly	
12.	02/06	36	Add UM5,RM21;Reserve RM19,PJ33,Lin	k AOAC_WLAN_PWR_EN# to +3V_WLAN	For WLAN ON/OFF feature	
13.	02/06	43	Connect AOAC_WLAN_PWR_EN# to EC pi	n38; Connect WLAN_RST# to EC pin91	For WLAN ON/OFF feature	
14.	02/06	38	Change JCRIO.1 netname to NBA_PLUG	and change JCRIO.2 to MIC_SENSE	Remove AMic solution on sub/B	
15.	02/06	40	Remove CA64 and add RA32,RA33 to l	ink SENSE_A to UA1.13	Remove AMic solution on sub/B	
16.	02/09	37	Add TL1 on UL1.37		Reserved from vendor's suggestion	
17.	02/09	31	Change UH1.T7 from HDMI_HPD to CHP	3_SERDBG and add RH216 PH 1Kohm	For Serial POST debugger feature	
18.	02/09	24	Delete T66 and link CHP3_SERDBG to	JCRT.4	For Serial POST debugger feature	
19.	02/09	10	Remove CC58		To prevent from short with thermal	
19.	02/09	25	Add D94,D95,D96 on HDMI signal		For ESD request	
20.	02/09	24	DEL D3~D5 and add D97,D98 on CRT s	ignal	For ESD request	
21.	02/09	37	Add D99,D100 on LAN signal		For ESD request	
22.	02/09	35	Add R1000~R1003 between JODD and J	ODDB	Reserve for reducing SATA signal refle	ction
23.	02/09	08	Reserve DRAMRST_CNTRL_EC to QC3		Reserved for DS3 feature	
24.	02/09	41	Reserve DRAMRST_CNTRL_EC to EC pin	89	Reserved for DS3 feature	

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/11/11	Deciphered Date 2012/12/31	Title: HW-PIR

Size: Custom	Document Number		Rev: 0.2
Date: Tuesday, February 14, 2012	Sheet 58 of 58		