

QCLA4 / QCLA5


Eureka 10FG

LA-8861P REV 0.2 Schematic

Intel Processor (Ivy Bridge) / PCH(Panther Point)

2012-02-09 Rev 0.2

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	QCLA4 LA-8861P M/B 0.2
				Date:	Tuesday, February 14, 2012
				Sheet	1 of 58



VGA Thermal Sensor
ADM1032ARMZ-2
page 15

VGA (DDR3)
AMD Thames-XT, 128bit with 1GB/2GB
Chelsea-Pro, 128bit with 1GB/2GB
page 14,15,16,17,18,19,20,21,22

CRT
page 24

LVDS Conn.
page 23

HDMI Conn.
page 25

RJ45
page 37

RTL8105E-VD 10/100M
RTL8111F-VB 1G
PCIe port 1
page 37

ODD/B
page 35

TP/B
page 43

Audio+CR/B
page 38

RUSB+Power/B
page 35

RTC CKT.
page 26

DC/DC Interface CKT.
page 44

Power Circuit DC/DC
page 44,45,46,47,48,
49,50,51,52,53,54,55,56

Power On/Off CKT.
page 35

Intel CPU
Ivy Bridge
Sandy Bridge
rPGA-989
37.5mm*37.5mm
page 6,7,8,9,10,11

Intel PCH
Panther Point
FCBGA-989
25mm*25mm
page 26,27,28,29,30,31,32,33,34

Memory BUS(DDRIII)
Dual Channel
1.5V DDRIII 1066/1333/1600 MT/s

200pin DDRIII-SO-DIMM X2
BANK 0, 1, 2, 3
page 12,13

Fan Control
page 6

GCLK
SLG3NB270VTR
page 36

USB Left
USB20 port 0,1
USB30 port 1,2
page 39

USB/B Right
USB20 port 2,3
page 35

CardReader RTS5129
USB20 port 8
page 38

Int. Camera
USB port 11
page 23

PCleMini Card
WiMax
USB port 9
page 36

PCleMini Card
WLAN
PCIe port 2
page 36

SATA ODD
SATA port 2
page 35

SATA HDD
SATA port 0
page 35

SPI ROM
(4MB + 2MB)
page 26

Debug Port
page 42

KB9012
page 41

TPM
page 38

HDA Codec
ALC259
page 40


Touch Pad
page 43

Int.KBD
page 42

SPK Conn
page 40

JPIO
(HP & MIC)
page 38

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				QCLA4 LA-8861P M/B
				Rev 0.2
				Date: Tuesday, February 14, 2012 Sheet 2 of 58



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
Size	Document Number	QLLA LA-8861P M/B		0.2
Date	Tuesday, February 14, 2012	Sheet	3	of 58

Voltage Rails

(O MEANS ON X MEANS OFF)

<p>power plane</p> <p>State</p>	+RTCVCC	B+	+5VL +3VL	+5VALW +3VALW +VSB	+1.5V	+5VS +3VS +1.8VS +1.5VS +1.05VS +0.75VS +CPU_CORE +VGA_CORE +GFX_CORE +VTT +VRAM_1.5VS +3VS_DGPU +1.05VS_DGPU	
	S0	O	O	O	O	O	
	S1	O	O	O	O	O	O
	S3	O	O	O	O	O	X
	S5 S4/AC	O	O	O	O	X	X
	S5 S4/ Battery only	O	O	O	X	X	X
	S5 S4/AC & Battery don't exist	O	X	X	X	X	X

Platform	SKU	CPU	PCH	VGA
Chief River		Clarksfield	HM76ES2/HM70C0 (PCHB0@/HM70C0@)	Themes/Chlsea (TH@/CH@)

BTO Option Table

Function	SKU	MIC	LAN	TPM
description	SKU	MIC	LAN	TPM
explain	PX4(reserve)	Dig Mic	Analog Mic	10/100M Giga 9635 9655
BTO	PX4@	CAM@	AMIC@	8105ELDO@ 8111FVB@ TPM9635@ TPM9655@

Function							
description							
explain							
BTO							

Function							
description							
explain							
BTO							

Function			
description			
explain			
BTO			

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#
Full ON		HIGH	HIGH	HIGH
S1(Power On Suspend)		HIGH	HIGH	HIGH
S3(Suspend to RAM)		LOW	HIGH	HIGH
S4(Suspend to Disk)		LOW	LOW	HIGH
S5(Soft OFF)		LOW	LOW	LOW
G3		LOW	LOW	LOW

PCH SM Bus Address

Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	A0 H	1010 0000 b
+3VS	DDR SO-DIMM 1	A4 H	1010 0100 b
+3VS	Clock Generator	D2 H	1101 0010 b
+3VS	WLAN/WIMAX		
+3VS	Clock Generator		

EC SM Bus1 Address










Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b

EC SM Bus2 Address


Power	Device	HEX	Address
+3VS	PCH	96 H	1001 0110 b
+3VS	ATI GPU	82 H	1000 0010 b

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				Custom	QCLA4 LA-8861P M/B	0.2
				Date:	Tuesday, February 14, 2012	Sheet 4 of 58

Notes List




Security Classification	Compal Secret Data		Title	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number QCLA4 LA-8861P M/B Date: Tuesday, February 14, 2012 Sheet 6 of 58





	PEG	DG suggest AC cap
IVY Bridge	Gen1/Gen2	75 nF~265 nF
	Gen3	180 nF~265 nF
SANDY Bridge	Gen1/Gen2	100 nF~220 nF

AMD GPU (Themes & Chlsea) only support up to Gen2



Security Classification	Compal Secret Data		Title	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Ivy Bridge_DMI/PEG/FDI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Date: Tuesday, February 14, 2012			Rev 0.2	
E:\Sheet			7 of 58	



DDR SYSTEM MEMORY A



DDR SYSTEM MEMORY B



Security Classification	Compal Secret Data		Title	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Compal Electronics, Inc.
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				<p>Ivy Bridge_DDR3</p> <p>QCL4 LA-8861P M/B</p> <p>Rev 0.2</p> <p>Tuesday, February 14, 2012</p>
<p>Page: 8 of 8</p> <p>Document Number: QCL4 LA-8861P M/B</p> <p>Date: Tuesday, February 14, 2012</p> <p>Sheet: 8 of 58</p>				

+CPU_CORE JCPUF POWER +1.05VS_VCCP

97A		8.5A	
AG35	VCC1	VCCIO1	AH13
AG34	VCC2	VCCIO2	AH10
AG33	VCC3	VCCIO3	AG10
AG32	VCC4	VCCIO4	AC10
AG31	VCC5	VCCIO5	Y10
AG30	VCC6	VCCIO6	U10
AG29	VCC7	VCCIO7	P10
AG28	VCC8	VCCIO8	L10
AG27	VCC9	VCCIO9	J14
AG26	VCC10	VCCIO10	J13
AF35	VCC11	VCCIO11	J12
AF34	VCC12	VCCIO12	J11
AF33	VCC13	VCCIO13	HH4
AF32	VCC14	VCCIO14	HH2
AF31	VCC15	VCCIO15	HH1
AF30	VCC16	VCCIO16	G14
AF29	VCC17	VCCIO17	G13
AF28	VCC18	VCCIO18	G12
AF27	VCC19	VCCIO19	F14
AF26	VCC20	VCCIO20	F13
AD35	VCC21	VCCIO21	F12
AD34	VCC22	VCCIO22	F11
AD33	VCC23	VCCIO23	E14
AD32	VCC24	VCCIO24	E12
AD31	VCC25	VCCIO25	E11
AD30	VCC26	VCCIO26	D14
AD29	VCC27	VCCIO27	D13
AD28	VCC28	VCCIO28	D12
AD27	VCC29	VCCIO29	D11
AD26	VCC30	VCCIO30	C14
AC35	VCC31	VCCIO31	C13
AC34	VCC32	VCCIO32	C12
AC33	VCC33	VCCIO33	C11
AC32	VCC34	VCCIO34	B14
AC31	VCC35	VCCIO35	B12
AC30	VCC36	VCCIO36	A14
AC29	VCC37	VCCIO37	A13
AC28	VCC38	VCCIO38	A12
AC27	VCC39	VCCIO39	A11
AC26	VCC40	VCCIO40	J23
AA35	VCC41		
AA34	VCC42		
AA33	VCC43		
AA32	VCC44		
AA31	VCC45		
AA30	VCC46		
AA29	VCC47		
AA28	VCC48		
AA27	VCC49		
AA26	VCC50		
Y35	VCC51		
Y34	VCC52		
Y33	VCC53		
Y32	VCC54		
Y31	VCC55		
Y30	VCC56		
Y29	VCC57		
Y28	VCC58		
Y27	VCC59		
Y26	VCC60		
V35	VCC61		
V34	VCC62		
V33	VCC63		
V32	VCC64		
V31	VCC65		
V30	VCC66		
V29	VCC67		
V28	VCC68		
V27	VCC69		
V26	VCC70		
U35	VCC71		
U34	VCC72		
U33	VCC73		
U32	VCC74		
U31	VCC75		
U30	VCC76		
U29	VCC77		
U28	VCC78		
U27	VCC79		
U26	VCC80		
R35	VCC81		
R34	VCC82		
R33	VCC83		
R32	VCC84		
R31	VCC85		
R30	VCC86		
R29	VCC87		
R28	VCC88		
R27	VCC89		
R26	VCC90		
P35	VCC91		
P34	VCC92		
P33	VCC93		
P32	VCC94		
P31	VCC95		
P30	VCC96		
P29	VCC97		
P28	VCC98		
P27	VCC99		
P26	VCC100		




POWER

PEG AND DDR

CORE SUPPLY



SVID

SENSE LINES




TYCO_2013620-2_IVY BRIDGE

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCLA4 LA-8861P M/B	0.2
				Date: Tuesday, February 14, 2012	Sheet 9 of 58




CFG Straps for Processor

(CFG[17:0] internal pull high 5~15K to VCCIO)




PEG Static Lane Reversal - CFG2 is for the 16x

CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	* 0: Lane Reversed




Embedded Display Port Presence Strap

CFG4	* 1 : Disabled; No Physical Display Port attached to Embedded Display Port
	0 : Enabled; An external Display Port device is connected to the Embedded Display Port



PEG DEFER TRAINING

CFG7	* 1: (Default) PEG Train immediately following xxRESETB de assertion
	0: PEG Wait for BIOS for training



PCIe Port Bifurcation Straps




CFG[6:5]	* 11: (Default) x16 - Device 1 functions 1 and 2 disabled
	10: x8, x8 - Device 1 function 1 enabled; function 2 disabled
	01: Reserved - (Device 1 function 1 disabled; function 2 enabled)
	00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

Security Classification	Compal Secret Data		Title	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number QCLA4 LA-8861P M/B Rev 0.2 Date: Tuesday, February 14, 2012






DDR3 SO-DIMM A Reverse Type

Intel DDR Vref M3

- DDR_A_DQS[0..7] <8>
- DDR_A_DQS# [0..7] <8>
- DDR_A_D[0..63] <8>
- DDR_A_MA[0..15] <8>




please place these caps near the reference power plane of CMD/AD



Swap DIMMA to DDR3H (for layout concern)



Security Classification	Compal Secret Data		Title	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	DDRIII-SODIMMO
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.2
Date: Tuesday, February 14, 2012				Sheet 12 of 58

Reverse Type DDR3 SO-DIMM B




Close to JDDR.L1

Close to JDDR.L126



Layout Note: Place these 4 Caps near Command and Control signals of DIMMB



Swap DIMMB to DDR3L
(for layout concern)

Security Classification	Compal Secret Data		Title	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.2
Date: Tuesday, February 14, 2012				Sheet 13 of 58



Compal Electronics, Inc.

DDR3L-SODIMM1


QCLA4 LA-8861P M/B

GFX PCIE LANE REVERSAL



LVDS Interface




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title	ATI SeymourXT M2 PCIE/LVDS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				File No.	Document Number	Rev
				Custom	QCLA4 LA-8861P M/B	0.2
				Date:	Tuesday, February 14, 2012	Sheet 14 of 58




TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title
THIS SHEET OR ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	QCLA4 LA-8861P M/B		Rev
Count				0.2
Date	Tuesday, February 14, 2012			Sheet 15 of 58










Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				AT1 SeymourXT M2 BACO POWER Document Number Custom QCLA LA-8861P M/B ^{0.2} Date: Tuesday, February 14, 2012 Sheet 16 of 58




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title	ATI SeymourXT M2 Power
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Customer	QCLA4 LA-8861P M/B	Rev	02
Date:	Tuesday, February 14, 2012	Sheet	17	of	58



Thames/Seymour Only <2> PS_0
Do not install for Heathrow/Chelsea
PS_0 Should be tied to GND on Thames/Seymour



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Customer
				QCLA4 LA-8861P M/B
				Rev 0.2
				Date: Tuesday, February 14, 2012 Sheet 18 of 58






Co-layer Chelsea/Thames



	Thames M2	Chelsea M2
RV129	240	@
RV130	@	@
RV131	240	@
RV132	@	@
RV134	240	@
RV135	240	120

This basic topology should be used for DRAM_RST for Capacitors and Resistor values are an example only. Cap values will depend on the DRAM load and will be calculated for different Memory, DRAM Load and board Signal Spec. Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (w/ 5mm) except Rser2


DDR3/GDDR5. These The Series R and have to be rd to pass Reset




CHANNEL B: 256MB/512MB DDR3



Security Classification	Compal Secret Data			Title
Issued Date	2011/08/01	Deciphered Date	2013/01/01	ATi SeymourXT M2 VRAM B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C
				Document Number QCLA4 LA-8861P M/B
				Date: Tuesday, February 14, 2012 Sheet 21 of 58




	Bits[5:4]	Bits[3:1]	Capacitor	R_pu	R_pd
PS_0[5:1]	1 1	0 0 1	NC	8.45k	2k
PS_1[5:1]	1 1	0 0 0	NC	NC	4.75k
PS_2[5:1]	0 0	0 0 0	680 nF	NC	4.75k
PS_3[5:1]	1 1	0 0 0	NC	NC	4.75k



VRAM Straps				
	0	1	0	1
64MX16 (1G) H5TQ1G63DFR-11C	0	0	1	1
64MX16 (1G) K4W1G1648G-BC11	1	0	1	1
* 128M16 (2G) H5TQ2G638FR-11C	0	1	1	1
* 128M16 (2G) K4W2G1648G-HC11	1	1	1	1



Modify VRAM Straps different from AMD platform (Because BIOS team want to Common VBIOS, Separate VRAM Straps could be easily control VRAM if AMD & Intel have different VRAM turning setting)



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS
 0= DO NOT INSTALL RESISTOR
 1 = INSTALL 10K RESISTOR
 X = DESIGN DEPENDANT
 NA = NOT APPLICABLE





MLPS Bit	STRAPS	Conventional Pin Strap Equivalent	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
PS_0[3:1]	ROMIDCFG(2:0)	GPIO1[13:11]	Memory aperture size select 256MB: 0 0 1	0 0 1
PS_0[4]	N/A	GENLK_VSYNC	Must be 1 at rest. (Chelsea PRO)	1
PS_1[1]	STRAP_BIF_GEN3_EN_A	GPIO2	PCIe Gen3 capability 0: 2.5GT/s 1: 5GT/s	0
PS_1[2]	STRAP_BIF_CLK_PM_EN	GPIO8	PCIe clock power management capability.	0
PS_1[3]	N/A	GENLK_CLK	Must be 0 at rest. (Chelsea PRO)	0
PS_1[4]	TX_PWRS_ENB	GPIO0	PCIe full TX output swing 0: Half swing 1: Full swing	1
PS_1[5]	TX_DEEMPH_EN	GPIO1	PCIe transmitter de-emphasis enable 0: Disable 1: Enable	1
PS_2[1] PS_2[2]	N/A	N/A	Reserved	N/A
PS_2[3]	BIOS_ROM_EN	GPIO_22_ROMCSB	Enable external BIOS ROM 0: Disable 1: Enable	0
PS_2[4]	VGA DIS	GPIO9	VGA disable 0: Enable 1: Disable	0
PS_2[5] PS_3[3:1]	N/A	N/A	Reserved	N/A
PS_0[5]	AUD_PORT_CONN_PINSTRAP[0]	N/A	Audio-capable display outputs 0 0 0 All endpoints are usable 1 1 1 No usable endpoints.	1 1 1
PS_3[4]	AUD_PORT_CONN_PINSTRAP[1]			
PS_3[5]	AUD_PORT_CONN_PINSTRAP[2]			
AUD[1]	HSYNC		AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0
AUD[0]	VSYNC			

AMD RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET




GPIO21 H2SYNC GENERICC GPIO2 GPIO8

CRT CONNECTOR




Reserve 0 ohm for debug CRT

From VGA for debug CRT





2/9: Add for ESD request





Security Classification		Compal Secret Data		Title	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	CRT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCLA4 LA-8861P M/B	0.2
Date: Tuesday, February 14, 2012				Sheet	24 of 58



<29>	UMA_HDMI_TXC+	CV336	1	2	0.1U_0402_10V7K	UMA_DVI_TXC+
<29>	UMA_HDMI_TXC-	CV337	1	2	0.1U_0402_10V7K	UMA_DVI_TXC-
<29>	UMA_HDMI_TX0+	CV338	1	2	0.1U_0402_10V7K	UMA_DVI_TXD0+
<29>	UMA_HDMI_TX0-	CV339	1	2	0.1U_0402_10V7K	UMA_DVI_TXD0-
<29>	UMA_HDMI_TX1+	CV340	1	2	0.1U_0402_10V7K	UMA_DVI_TXD1+
<29>	UMA_HDMI_TX1-	CV341	1	2	0.1U_0402_10V7K	UMA_DVI_TXD1-
<29>	UMA_HDMI_TX2+	CV342	1	2	0.1U_0402_10V7K	UMA_DVI_TXD2+
<29>	UMA_HDMI_TX2-	CV343	1	2	0.1U_0402_10V7K	UMA_DVI_TXD2-




change to 67ohm



HDMI Connector




AZ1045-04F_DFN2510P10E-10-9




AZ1045-04F_DFN2510P10E-10-9

2/9: Add for ESD request




2/9: Add for ESD request

Security Classification	Compal Secret Data		Title	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	HDMI Conn.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HONGKONG COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				QCLA4 LA-8861P M/B
Date: Tuesday, February 14, 2012				Rev 0.2
Sheet 25 of 58				





Integrated SUS 1.05V VRM Enable
 PCH_INTVRMEN High - Enable Internal VRs (must be always pulled high)






PCH_SPKR
 High = Enabled "No Reboot Mode"
 Low = Disabled (Default)

ME debug mode, this signal has a weak internal pull down
 * Low = Disable (default)
 High = Enable (flash descriptor security override)








This signal has a weak internal pull down
 H=>On Die PLL is supplied by 1.5V
 L=>On Die PLL is supplied by 1.8V
 Need to pull high for Chief River Mobile platform





Socket: SP07000F500/SP07000H900
 Please place U13 & U4 close to U2 PCH,
 please place RH66, RH67, RH68 near UH3
 Please place RH267 near RH66, Please place RH271 ne
 Please place RH269 near RH68.




Change Net name due to this function is high active





BOOT BIOS Strap Bit 0
 If use GCLK, please delete DH1



Security Classification	Compal Secret Data		Title	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number QCLA4 LA-8861P M/B Date: Tuesday, February 14, 2012
Socket: SP07000F500/SP07000H900 Please place U13 & U4 close to U2 PCH, please place RH66, RH67, RH68 near UH3 Please place RH267 near RH66, Please place RH271 ne Please place RH269 near RH68.				Rev 0.2 E/Sheet 26 of 58










Intel Spec:
 PCIeCLK_RQ0# is suspend well,
 but we pull high to +3VS
 for LAN en/disable function








LVDS_SEL	H	L
Channel	Single (Default)	Dual

PANEL_SEL	H	L
Channel	LVDS	EDP

DGPU_PRSENT#	H	L
M/B SKU	UMA	DIS/OPT



Security Classification		Compal Secret Data		Title	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESOURCES DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCLA4 LA-8861P M/B	0.2
				Date: Tuesday, February 14, 2012	Sheet 27 of 58



Stuff R222 if do not support DeepSX state

DSWVREN must be always pulled high to +RTCVCC
 DSWVREN - Internal Deep Sleep 1.05V regulator
 Enable
 Disable


Follow EC check list demand, but don't implement CLKRUN# this function

Stuff R137 if EC does not want to involve in the handshake mechanism for the DeepSX state entry and exit

Reserve this signal to EC by SW demand 2011/10/18a


Reserve this signal to EC by SW demand 2011/10/18a

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title
				PCH DMI/FDI/PM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number QCLA4 LA-8861P M/B Date: Tuesday, February 14, 2012 Sheet 28 of 58
				Rev 0.2



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCLA4 LA-8861P M/B	0.2
				Date: Tuesday, February 14, 2012	Sheet 29 of 58

UH1E



- BG26 TP1
- BJ26 TP2
- BH25 TP3
- BJ16 TP4
- BG16 TP5
- AH37 TP6
- AK43 TP7
- AK45 TP8
- C18 TP9
- N30 TP10
- H3 TP11
- AH12 TP12
- AM4 TP13
- AM5 TP14
- F13 TP15
- L24 TP16
- L24 TP17
- AB46 TP18
- AB45 TP19
- AB45 TP20

- B21 TP21
- M20 TP22
- A16 TP23
- BG46 TP24

- BE28 USB3Rn1
- BC30 USB3Rn2
- BE32 USB3Rn3
- BC28 USB3Rn4
- BE30 USB3Rp1
- BF32 USB3Rp2
- BC32 USB3Rp3
- AV26 USB3Rp4
- BB26 USB3Tn1
- AU28 USB3Tn2
- AY30 USB3Tn3
- AU26 USB3Tn4
- AY26 USB3Tp1
- AV28 USB3Tp2
- AW30 USB3Tp3
- AW30 USB3Tp4

- K40C PCI_PIRQA#
- K38C PCI_PIROB#
- H38C PCI_PIROC#
- G38C PCI_PIROD#
- C46C PXS_RST#
- C44C PCH_GPIO52
- E40C PXS_PWREN
- D47C RF_OFF#
- E42C PCH_GPIO53
- F46C PCH_GPIO55
- G42C PCH_GPIO2
- G40C ODD_DA#
- C42C PCH_GPIO4
- D44C PCH_GPIO5
- K10C PCI_PME#
- C6C PLTR_RST#

- REO1# / GPIO50
- REO2# / GPIO52
- REO3# / GPIO54
- GNT1# / GPIO51
- GNT2# / GPIO53
- GNT3# / GPIO55
- PIROE# / GPIO2
- PIROF# / GPIO3
- PIROG# / GPIO4
- PIROH# / GPIO5
- PME#
- PLTR_RST#

- H49 CLKOUT_PCIO
- H43 CLKOUT_PC1
- H46 CLKOUT_PC2
- H48 CLKOUT_PC3
- H40 CLKOUT_PC4

PANTHER_POINT_FCBGA989 PCHB0@

- AV7 CAU7
- CAU3 RSVD2
- BG4 CAU4
- BC8 RSVD4
- AT10 RSVD5
- BC8 RSVD6
- AU2 RSVD7
- AT4 RSVD8
- AT3 RSVD9
- AT1 RSVD10
- AY3 TP10
- AT5 RSVD11
- AV3 RSVD12
- AV1 RSVD13
- BB1 RSVD14
- BB1 RSVD15
- BA3 RSVD16
- BB5 RSVD17
- BB3 RSVD18
- BB7 RSVD19
- BE8 RSVD20
- BD4 RSVD21
- BF6 RSVD22
- AV5 RSVD23
- AV10 RSVD24
- AT8 RSVD25
- BA2 RSVD26
- CA2 RSVD27
- AT12 RSVD28
- BF3 RSVD29



- USB20_N0
- USB20_P0
- USB20_P1
- USB20_P2
- USB20_P3
- USB20_N1
- USB20_N2
- USB20_P2
- USB20_P3
- USB20_N3
- USB20_P3
- USB20_P0
- USB20_P1
- USB20_P2
- USB20_P3
- USB20_N8
- USB20_P8
- USB20_P8
- USB20_P9
- USB20_P9
- USB20_N11
- USB20_P11

- USB20_N0
- USB20_P0
- USB20_P1
- USB20_P2
- USB20_P3
- USB20_N1
- USB20_N2
- USB20_P2
- USB20_P3
- USB20_N3
- USB20_P3
- USB20_P0
- USB20_P1
- USB20_P2
- USB20_P3
- USB20_N8
- USB20_P8
- USB20_P8
- USB20_P9
- USB20_P9
- USB20_N11
- USB20_P11






- USB_OC#0
- USB_OC#1
- USB_OC#2
- SLP_CHG#
- USB_OC#4
- USB_OC#5
- USB_OC#6
- USB_OC#7

CLK_PCI_TPM_PCH_R

For PX5




For PX5






Boot BIOS Strap		
RF_OFF#	PCH_GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI *

A16 Swap Override Strap	
WL_OFF#	Low= A16 swap override Enable High= A16 swap override Disable
*	



Add new PCI CLK to TPM





Follow Compal ORB and Intel Check list 460603 V1.5

GPIO28
On-Die PLL Voltage Regulator
H: Enable
L: Disable


GPIO8
Integrated Clock Chip Enable (Removed)
H: Disable
* L: Enable

Integrated clock enable functionality is achieved by soft-strap
The current default is clock enable

PXS_EN#

PXS_EN#	H	L
SKU	NonPXS	PXS



Pull low in P28



GPIO


NCTF


PANTHER-POINT_FCBGA989
PCHB0@



This signal has weak internal pull-up, can't be pulled low


DMI & FDI Termination Voltage	
NV_CLE	Set to VCC when HIGH Set to VSS when LOW






PCH Power Rail Table Refer to PCH EDS R1.0		
Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.228
VccADAC	3.3	0.063
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.7
VccDMI	1.1	0.047
VccIO	1.05	3.711
VccASW	1.05	0.903
VccSPI	3.3	0.01
VccDSW	3.3	0.001
VccDFTERM	1.8	0.002
VccRTC	3.3	N/A
VccSus3_3	3.3	0.095
VccSusHDA	3.3	0.01
VccVRM	1.5	0.167
VccCLKDMI	1.05	0.07
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04

+3VALW to +3V_PCH




<33.44> PCH_PWR_EN# PCH_PWR_EN# R55332 1 47K 0402 5%


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESOURCES CUSTOMER SERVICE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				QCLA4 LA-8861P M/B
				Rev 0.2
				Date: Tuesday, February 14, 2012 Sheet 32 of 58



Security Classification	Compal Secret Data		Title	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number QCLA4 LA-8861P M/B Rev 0.2
Date:	Tuesday, February 14, 2012	Sheet	33	of 58




PANTHER-POINT_FCBGA989
PCHB0@




PANTHER-POINT_FCBGA989
PCHB0@

Security Classification		Compal Secret Data		Title	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	PCH_GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number QCLA4 LA-8861P M/B	Rev 0.2
Date: Tuesday, February 14, 2012				Sheet 34 of 58	


SATA HDD Conn.






SATA ODD Conn



SATA ODD Conn (for 15')





Power Button & RUSB connector







Security Classification	Compal Secret Data		Title	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				QCLA4 LA-8861P M/B
				Rev 0.2
				Date: Tuesday, February 14, 2012 Sheet 35 of 58

Slot 1 Half PCIe Mini Card-WLAN/ WiMax









+3VALW TO +3V_WLAN for AOAC and WOWL











Sx Enable	Sx Disable	S0	RTL8105E	RTL8111E/F
WOL_EN#	LOW	HIGH	NC	NC
			Pin15	10K ohm PD
			Pin38	1K ohm PH




8105E-VL/VD	8105E-VL/VD
8111F/F-VB PWM Mode	LDO Mode
RL4	0 ohm (Pull High)
RL23	0 ohm (Pull Down)



2/9: Add for ESD request




LAN Conn.





+3V_LAN rising time (10%~90%) need > 1ms and < 100ms.

LAN	WOL	LAN_EN	ISOLATEB
S0	Sx	S0	Sx
0	0	0	1
0	1	0	0
1	0	1	1
1	1	1	1
1	1	1	0*


* S3: after SUSP# assert low over 100ms
S4/S5: after SYSON assert low over 100ms



CardReader Conn.




TPM1.2 on board











Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	USB-CardReader RTS5129/TPM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	QCLA4 LA-8861P M/B	Rev 0.2
			Date:	Tuesday, February 14, 2012	Sheet 38 of 58

Sleep & Charge Function



150uFx2 or 220uFx1




Security Classification	Compal Secret Data	Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title		Compal Electronics, Inc.	
						Size		PCIE-USB3.0 connector	
						Document Number		QCLA4 LA-8861P M/B	
						Date		Tuesday, February 14, 2012	
						Sheet		39 of 58	


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Rev 0.2



35mA for 3.3V level







place close to chip






650mA















Analog MIC



Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-I (PIN 32, 33)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
	5.1K	(PIN 48)	
SENSE B	39.2K	PORT-E (PIN 14, 15)	
	20K	PORT-F (PIN 16, 17)	
	10K	PORT-H (PIN 20)	
















Security Classification	Compal Secret Data		Title	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	HDA-ALC259
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Date:	Tuesday, February 14, 2012	Sheet	40 of 58	Rev





Voltage Comparator Pins FOR 9012 A3


VIN0 pin109	>1.2V	<1.2V
VIN1 pin102		
VCOUT0 pin104	HIGH	LOW
VCOUT1 pin103	LOW	HIGH



VGA_SEL (for thermal sensor)	High	Low
Pin117	Thames	Chelsea
Address	82h	9Ah



KEYBOARD CONN.




KSO0	1	2
KSO1	C406	100P_0402_50V8J
	1	2
KSO2	C405	100P_0402_50V8J
	1	2
KSO3	C404	100P_0402_50V8J
	1	2
KSO4	C408	100P_0402_50V8J
	1	2
KSO5	C425	100P_0402_50V8J
	1	2
KSO6	C407	100P_0402_50V8J
	1	2
KSO7	C431	100P_0402_50V8J
	1	2
KSO8	C422	100P_0402_50V8J
	1	2
KSO9	C423	100P_0402_50V8J
	1	2
KSO10	C424	100P_0402_50V8J
	1	2
KSO11	C409	100P_0402_50V8J
	1	2
KSO12	C427	100P_0402_50V8J
	1	2
KSO13	C411	100P_0402_50V8J
	1	2
KSO14	C429	100P_0402_50V8J
	1	2
KSO15	C421	100P_0402_50V8J
	1	2
KSO16	C412	100P_0402_50V8J
	1	2
KSO17	C415	100P_0402_50V8J
	1	2
KSO18	C416	100P_0402_50V8J
	1	2
KSO19	C417	100P_0402_50V8J
	1	2
KSO20	C418	100P_0402_50V8J
	1	2
KSO21	C419	100P_0402_50V8J
	1	2
KSO22	C413	100P_0402_50V8J
	1	2
KSO23	C410	100P_0402_50V8J
	1	2
KSO24	C420	100P_0402_50V8J
	1	2


For EMI
Close to JKB

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Debug/KB
Size			Document Number	Rev
			QCLA4 LA-8861P M/B	0.2
Date:		Tuesday, February 14, 2012	Sheet	42 of 58


Touchpad Connector



WiMAX LED




SATA LED




ESD solution

EMI solution

Screw Hole




ISPD




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title
				PWR/TP/LED/LP/LS/Screw
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.2
Size	Document Number	Date: Tuesday, February 14, 2012		Sheet 43 of 58
				QCLA4 LA-8861P M/B

+3VALW TO +3VS






change R409 to 120k 5%


+5VALW TO +5VS




For S3 CPU Power Saving



+5VS TO +5VS_ODD






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Rev
				0.2
				Date
				Tuesday, February 14, 2012
				Sheet
				44 of 58




PH1 CPU bottom side :
 CPU thermal protection at 93 +3 degree C
 Recovery at 56 +3 degree C

Please locate these parts
 Near EC chip





RTC Battery



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title PWR-DCIN / BATT CONN / OTP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	SAMSUNG		Rev	0.2
Date:	Tuesday, February 14, 2012	Sheet	45	of	58

for reverse input protection




Remember to change PC124 from SE000006S80 to SE025104K80 (2011-02-22)

Please locate the RC Near EC chip 2011-02-22



Vin Dectector & ILIM

2.4 < Vdetect < 3.15V			
	Min.	Typ	Max.
H-->L		17.296V	
L-->H		17.7V	
ILIM and external DPM		3A	


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	PWR-CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	SAMSUNG		Rev	0.2
Date:	Tuesday, February 14, 2012	Sheet	46 of 58		



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	PWR3.3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	QCLA4 LA-8861P M/B	
			Date:	Tuesday, February 14, 2012	Rev 0.2
			Sheet	47	of 58



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-V1.05SP	
Size	Custom	Document Number	SAMSUNG	Rev	0.2
Date:	Tuesday, February 14, 2012	Sheet	49	of	58




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-1.8VSP	
Size	Document Number	SAMSUNG		Rev	0.2
Date:	Tuesday, February 14, 2012	Sheet	50	of	58

The 1k PD on the VCCSA VID's are empty.
 These should be stuffed to ensure that
 VCCSA VID is 00 prior to VCCIO stability.





VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

output voltage adjustable network

+VCC_SAP
 TDC 4.2A
 Peak Current 6A
 OCP current 7.2A





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2012/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	C	Document Number	SAMSUNG	Rev
Date:	Tuesday, February 14, 2012	Sheet	51	of 58



QC 45W CPU
 VID1=0.9V
 IccMax=94A
 Icc_Dyn=66A
 Icc_TDC=56A
 R_LL=1.9m ohm
 OCP=110A

DC 35W CPU
 VID1=1.05V
 IccMax=53A
 Icc_Dyn=43A
 Icc_TDC=33A
 R_LL=1.9m ohm
 OCP=65A


- QC 45W CPU (HF)
 solution: 3+2
 MOS: cpu_core --> 2(AON7518) 1(FDMS0308AS)
 Gfx_core --> 2(AON7518) 1(FDMS0308AS)
- QC 45W CPU
 solution: 3+2
 MOS: cpu_core --> 1(AON7518) 1(FDMS0308AS)
 Gfx_core --> 1(AON7518) 1(FDMS0308AS)
- DC 35W CPU
 solution: 2+1
 MOS: cpu_core --> 1(AON7518) 1(FDMS0308AS)
 Gfx_core --> 1(AON7518) 1(FDMS0308AS)




QC 45W GT2
 VID1=1.23V
 IccMax=46A
 Icc_Dyn=37A
 Icc_TDC=38A
 R_LL=3.9m ohm
 OCP=55A

DC 35W GT2
 VID1=1.23V
 IccMax=33A
 Icc_Dyn=20.2A
 Icc_TDC=21.5A
 R_LL=3.9m ohm
 OCP=40A

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-CPU CORE Document Number: QCL70 Date: Tuesday, February 14, 2012 Sheet 53 of 58




+GFX_CORE




Below is 458544_CRV_PDDG_0.5 Table 5-8.

Socket Bottom	5 x 22 □F (0805) 5 x (0805) no-stuff sites
Socket Top	7 x 22 □F (0805) 2 x (0805) no-stuff sites


+1.05VS_VCCP



+VGA_CORE




+VDDCI



Chief River	330uF*9m	470uF*4.5m	22uF	10uF
8layer for DC CPU	4		16	10
8layer for QC CPU	5		16	10
6layer for DC CPU	5		16	10
6layer for QC CPU	4	1	16	10
GFX_CORE DC	2		12	
GFX_CORE QC	3		12	
1.05V_VCCP	2		12	

Security Classification		Compal Secret Data		Title	
Issued Date	2008/09/15	Deciphered Date	2012/12/31	PWR - PROCESSOR DECOUPLING	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	
				Document Number	
				QCLA4 LA-8861P M/B	
				Rev 0.2	
				Date:	Tuesday, February 14, 2012
				Sheet	54 of 58




I_{peak}=30A
 I_{max}=21A
 F=300kHz
 Total capacitor
 1320u
 ESR=2.25m ohm

Thames XT

VID4	VID3	VID1	
0	0	0	X
0	1	0	1.0V
1	0	0	0.9V
1	0	1	0.875V

+VGA_PCIE
 TDC 3.6A
 Peak Current 5.2A
 OCP current 6A

	Thames XT	Chelsea Pro
VGA_PCIE	1.0V	0.95V
PR-722	47.5K SD034475280	63.4K SD03463K280



+VDDCI
TDC 2.2A
OCP current 3A

Thames	VDDCI_VID	
High	1V	PR1003 4.99K SD034499180 PR1007 29.4K SD034294280
Low	0.9V	PR1003 4.99K SD034499180

Chelsea	VDDCI_VID	
High	0.95V	PR1003 5.23K SD034523180 PR1007 86.6K SD034866280
Low	0.91V	PR1003 5.23K SD034523180

+VDDCIP +VDDCI
(2.2A, 100mils, Via NO.= 5)

- | | | | | | |
|-----|------------|----------------------------|----|-------------------------------------|-----------------------------------|
| 1. | 2011/09/29 | P51-PWR_+3VALWP/+5VALWP | | Change PU330 to RT8205L | Change source |
| 2. | 2011/09/29 | P53-PWR_+1.05VS_VCCP/+16V | SP | Change PU400 to RT8237C | Change source |
| 3. | 2011/09/29 | P54-PWR_+VCCSAP/1.8VSP | | Change PU450 to SY8037B | Change source |
| 4. | 2011/09/29 | P57-PWR +CPU_CORE DECOUPLI | NG | Change HMOS to MDV1525 | Change source |
| 5. | 2011/09/29 | P53-PWR_+1.05VS_VCCP/+16V | SP | Change HMOS to MDV1525 | Change source |
| 6. | 2011/09/29 | P49-PWR_BATTERY CONN / OTP | | Change PD5,PD6 to SCA00001G00 | ESD team request |
| 7. | 2011/09/29 | P57-PWR +CPU_CORE DECOUPLI | NG | Change PR589 from 348 to 8.06k | FAE suggestion |
| 8. | 2011/09/29 | P57-PWR +CPU_CORE DECOUPLI | NG | Change PR590 from 3.65k to 806 | FAE suggestion |
| 10. | 2011/09/29 | P57-PWR +CPU_CORE DECOUPLI | NG | Change PC574 from 680P to 0.033u | FAE suggestion |
| 11. | 2011/09/29 | P57-PWR +CPU_CORE DECOUPLI | NG | Change PC577 from 4700P to 0.033u | FAE suggestion |
| 12. | 2011/09/29 | P57-PWR +CPU_CORE DECOUPLI | NG | Change PR548 from 1.21k to 8.06k | FAE suggestion |
| 13. | 2011/09/29 | P57-PWR +CPU_CORE DECOUPLI | NG | Change PR550 from 10.7k to 806 | FAE suggestion |
| 14. | 2011/09/29 | P57-PWR +CPU_CORE DECOUPLI | NG | Change PC547 from 680P to 0.033u | FAE suggestion |
| 15. | 2011/09/29 | P57-PWR +CPU_CORE DECOUPLI | NG | Change PC551 from 4700P to 0.033u | FAE suggestion |
| 16. | 2011/09/29 | P57-PWR +CPU_CORE DECOUPLI | NG | Add snubber and boost resistor | For 3x3 H-MOS solution |
| 17. | 2011/09/29 | P49-PWR_BATTERY CONN / OTP | | Add PR22 120k,PR27 100k, PR32 0 Ohm | For 120W adapter protect(9012) |
| 18. | 2011/09/29 | P58-PWR_VGA_CORE | | Remove PC803, PC804 add PC806 47u | For Nvidia suggestion |
| 19. | 2011/09/29 | P51-PWR_+3VALWP/+5VALWP | | Change PC360 to SE000006R80 | Change source |
| 20. | 2011/09/29 | P58-PWR_VGA_CORE | | Change PC702 to SE00000H180 | Change source |
| 21. | 2011/09/29 | P49-PWR_BATTERY CONN / OTP | | Add PR17 14k, PR33 0 Ohm | For CPU temperature protect(9012) |
| 22. | 2011/09/29 | P51-PWR_+3VALWP/+5VALWP | | Add PR373 0 Ohm | For 3/5 V always power on(9012) |

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power PIR	
Size	Document Number	QFKAA		Rev	0.2
Custom				Date:	Tuesday, February 14, 2012
				Sheet	57 of 58

HW PIR (Product Improve Record)

QCLA4 LA-8861P SCHEMATIC CHANGE LIST
 REVISION CHANGE: 0.1 TO 0.2

NO DATE PAGE MODIFICATION LIST

1. 02/01 16 Remove PX_MODE and BACO components
 2. 02/01 18 Remove PX_EN and RV125
 3. 02/01 12 Change RD9.2 to GND
 4. 02/01 13 Change RD15.1 to +3VS
 5. 02/01 26 Stuff BIOS 2M ROM:UH4,RH267,RH269,
 6. 02/01 27 Change JTP footprint to ACES_50504
 7. 02/01 40 Add JMIC ACES_50271-0020N-001_2P
 8. 02/01 36 Change JWLAN footprint to ACES_889
 9. 02/01 38 Remove INT_MIC from JCRI0.1
 10. 02/01 37 Reserve PJ31 from +3VALW_PCH to +3
 11. 02/06 38 Swap LR9
 12. 02/06 36 Add UM5,RM21;Reserve RM19,PJ33,Lin
 13. 02/06 43 Connect AOAC_WLAN_PWR_EN# to EC pin
 14. 02/06 38 Change JCRI0.1 netname to NBA_PLUG
 15. 02/06 40 Remove CA64 and add RA32,RA33 to I
 16. 02/09 37 Add TL1 on UL1.37
 17. 02/09 31 Change UH1.T7 from HDMI_HPD to CHP
 18. 02/09 24 Delete T66 and link CHP3_SERDBG to
 19. 02/09 10 Remove CC58
 19. 02/09 25 Add D94,D95,D96 on HDMI signal
 20. 02/09 24 DEL D3~D5 and add D97,D98 on CRT s
 21. 02/09 37 Add D99,D100 on LAN signal
 22. 02/09 35 Add R1000~R1003 between JODD and J
 23. 02/09 08 Reserve DRAMRST_CNTRL_EC to QC3
 24. 02/09 41 Reserve DRAMRST_CNTRL_EC to EC pin

CH100,RH271,RH69,CH21
 -0120N-001_12P
 11-5204_52P
 V_LAN
 k AOAC_WLAN_PWR_EN# to +3V_WLAN
 n38; Connect WLAN_RST# to EC pin91
 and change JCRI0.2 to MIC_SENSE
 ink SENSE_A to UA1.13
 3_SERDBG and add RH216 PH 1Kohm
 JCRT.4
 ignal
 ODDB
 89

PURPOSE

No support PX4.0 by K99's request
 No support PX4.0 by K99's request
 Correct the DDR SPD address
 Correct the DDR SPD address
 For win8 common design
 Follow connector list
 From K99's request to change AMIC
 Follow connector list
 From K99's request to change AMIC
 To save power consumption
 For layout smoothly
 For WLAN ON/OFF feature
 For WLAN ON/OFF feature
 Remove AMic solution on sub/B
 Remove AMic solution on sub/B
 Reserved from vendor's suggestion
 For Serial POST debugger feature
 For Serial POST debugger feature
 To prevent from short with thermal
 For ESD request
 For ESD request
 For ESD request
 Reserve for reducing SATA signal refle
 Reserved for DS3 feature
 Reserved for DS3 feature

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	HW-PIR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	0.2
Date: Tuesday, February 14, 2012				Sheet	58 of 58

www.s-manuals.com