



High-performance Switching Regulators

Flexible Step-down **Switching Regulator**





BD9778F/HFP, BD9002HFP, BD9781HFP

Description

The flexible step-down switching regulator is a switching regulator designed with a high voltage built-in POWER MOS FET, providing a free setting function of operating frequency with external resistor. This switching regulator features a wide input voltage range (5 to 35 V or 12 to 46 V) and operating temperature range (-40 to +125°C). Furthermore, the external synchronization input pin (BD9781HFP) is equipped, enabling synchronous operation with external clock,

Features

- 1) Designed with fewer external components
- 2) Wide input voltage range: 5 to 35 V (BD9778F/HFP and BD9781HFP), 12 to 46 V (BD9002HFP)
- 3) Built-in P-ch POWER MOS FET
- 4) Output voltage setting enabled with external resistor: 1 to VIN
- 5) Reference voltage accuracy: ±2%
- 6) Wide operating temperature range: -40 to +125°C
- 7) Low dropout: 100% ON Duty cycle
- 8) Stand-by mode supply current: 0 µA (Typ.) (BD9002HFP has no standby function)
- 9) Oscillation frequency variable with external resistor: 50 to 300 kHz (BD9002HFP), 50 to 500 kHz (BD9778F/HFP and BD9781HFP)
- 10) External synchronization enabled (only on the BD9781HFP)
- 11) Soft start function (Soft start time adjustable with external capacitor on the BD9002HFP. On other Series, soft start time fixed to 5 ms (Typ.)
- 12) Built-in overcurrent protection circuit
- 13) Built-in thermal shutdown protection circuit
- 14) High power HRP7 package mounted (BD9778HFP, BD9002HFP, and BD9781HFP) Compact SOP8 package mounted (BD9778F)

All fields of industrial equipment, such as TV, printer, DVD, projector, pinball machine, PC, car stereo, car navigation, communication like ETC, AV, and OA.

Lineup

Item	BD9778F/HFP	BD9002HFP	BD9781HFP
Output current	2A	2.5A	4A
Input range	e 5 ~ 35V 12 ~ 46V		5 ~ 35V
Oscillation frequency range	50 ~ 500kHz	50 ~ 300kHz	50 ~ 500kHz
External synchronization	Not provided	Not provided	Provided
Standby function	Provided	Not provided	Provided
Operating temperature	-40 ~ +125°C	−40 ~ +125°C	−40 ~ +125°C
Package	SOP8 / HRP7	HRP7	HRP7

Absolute Maximum Ratings (Ta = 25°C)

Para	meter	Symbol	Limits	Unit	
Power supply	BD9778F/HFP,BD9781HFP	VIN	36	V	
voltage	BD9002HFP] VIIN	50	\ \ \ \	
Output switch pin vo	Itage	Vsw	Vin	V	
0.4444	BD9778F/HFP		2 *1		
Output switch	BD9002HFP	Isw . 2.5		A	
current	BD9781HFP	1 [4 *1		
EN/SYNC, EN pin vo	oltage	VEN/SYNC,VEN	Vin	.,	
SS, RT, FB, INV pin	voltage	Vss,Vrt,Vfb,Vinv	7	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
Power dissipation	HRP7	Pd	5.5 * ²	w	
rowei dissipation	SOP8		0.69 *3	**	
Operating temperatu	ire range	Topr	−40 ~ +125	,C	
Storage temperature	range	Tstg	−55 ~ +150	°C	
Maximum junction te	emperature	Tjmax	150	, C	

Recommended operating range

Parameter	BD9778F/HFP	BD9002HFP	BD9781HFP	Unit
Operating power supply voltage	5 ~ 35	12 ~ 46	5 ~ 35	V
Output switch current	~ 2	~ 2.5	~ 4	Α
Output voltage (ON Duty)	6 ~ 100	6 ~ 100	6 ~ 100	%
Oscillation frequency	50 ~ 500	50 ~ 300	50 ~ 500	kHz
Oscillation frequency set resistance	40 ~ 800	100 ~ 800	39 ~ 800	kΩ

Electrical characteristics

© BD9778F/HFP (Unless otherwise specified, Ta = -40 to +125°C, VIN =13.2 V, VEN = 5 V)

Donomotor	Cumahad		Limits		Linit	Condition
Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Circuit current	lq	_	3	4.2	mA	Io=0A
[SW block]						
POWER MOS FET ON resistance	Ron ·	_	0.53	0.9	Ω	Isw=50mA
Operating output current of overcurrent protection	IOLIMIT	2	4	-	Α	* Design assurance
Output leak current	IOLEAK	1	0	30	μΑ	VIN=35V,VEN=0V
[Error Amp block]						
Reference voltage	VREF	0.96	1.00	1.04	V	VFB=VINV
Reference voltage input regulation	ΔV REF	_	0.5	_	%	VIN=5 ~ 35V
Input bias current	lв	-1			μA	VINV=1.1V
Maximum FB voltage	VFBH	2.4	2.5	_	V	VINV=0.5V
Minimum FB voltage	VFBL		0.05	0.10	V	VINV=1.5V
FB sink current	IFBSINK	-5.0	-3.0	-0.5	mA	VFB=1.5V,VINV=1.5V
FB source current	IFBSOURCE	70	120	170	μA	VFB=1.5V,VINV=0.5V
Soft start time	Tss		5	_	mS	* Design assurance
[Oscillator block]						
Oscillation frequency	Fosc	82	102	122	kHz	Rτ=390kΩ
Frequency input regulation	ΔFosc	' -	1	_	%	VIN=5 ~ 35V
[Enable block]						
Threshold voltage	VEN	8.0	1.7	2.6	V	
Input current	İEN	_	13	50	μΑ	VEN=5V

^{*} Not designed for radiation resistance.

^{*1} Should not exceed Pd-value.
*2 Should be derated by 44 mW/C at Ta=25°C or more, when mounted on 2-layer PCB of 70 × 70 × 1.6 mm³.

(PCB incorporates thermal via. Copper foil area on the front side of PCB: 10.5 × 10.5 mm². Copper foil area on the reverse side of PCB: 70 × 70 mm².

*3 Should be derated by 5.52 mW/C at Ta=25°C or more, when mounted on 2-layer PCB of 70 × 70 × 1.6 mm³.


Developer	Cumahal		Limits		Unit	Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Circuit current	Q	1	3	8	mΑ	Io=0A
[SW block]						
POWER MOS FET ON resistance	Ron	-	0.6	1.2	Ω	Isw=50mA
Operating output current of overcurrent protection	IOLIMIT	2.5	4	ı	Α	* Design assurance
[Error Amp block]						
Reference voltage	VREF	0.96	1.00	1.04	V	VFB=VINV
Reference voltage input regulation	ΔV REF	-	0.5	_	%	Vin=12 ~ 46V
Input bias current	lв	– 1	_	_	μA	VINV=0.9V
Maximum FB voltage	VFBH	2.4	2.5	_	V	VINV=0.5V
Minimum FB voltage	VFBL	_	0.05	0.10	V	VINV=1.5V
FB sink current	IFBSINK	-5.0	-3.0	-0.5	mA	VFB=1.5V,VINV=1.5V
FB source current	IFBSOURCE	70	120	170	μΑ	VFB=1.5V,VINV=0.5V
[Oscillator block]						
Oscillation frequency	Fosc	82	102	122	kHz	Rτ=360kΩ
Frequency input regulation	ΔFosc	_	2	_	%	VIN=12 ~ 46V
[UVLO detection block]	•					
Threshold voltage	Vuvlo	9.0	9.5	10.0	V	Output ON
Hysteresis width	VHYS	0.2	0.5	0.8	٧	Output OFF
[Soft start block]						
Charge current	Iss	-4.0	-2.5	-1.0	μA	Vss=1.0V
Threshold voltage	Vss	_	1.0	_	V	VINV = 1.0 V, SS voltage
Standby voltage	Vssstb	_	10	100	mV	SS voltage
Output OFF threshold voltage	VTHOFF	0.2	0.31		V	SS voltage

^{*} Not designed for radiation resistance.

\odot BD9781HFP (Unless otherwise specified, Ta=-40 ~ +125°C,Vin=13.2V,VEN/SYNC=5V)

Danasatas	Perameter Symbol Limits			1.1:4	Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Circuit current	IQ.	_	3	8	mA	Io=0A
[SW block]						
POWER MOS FET ON resistance	Ron	_	0.5	0.9	Ω	Isw=50mA
Operating output current of overcurrent protection	IOLIMIT	4	6	_	Α	* Design assurance
Output leak current	IOLEAK	_	0	30	μA	VIN=35V,VEN/SYNC=0V
[Error Amp block]					·	
Reference voltage	VREF	0.97	1.00	1.03	V	VFB=VINV
Reference voltage input regulation	ΔV REF	_	0.5	–	%	VIN=5 ~ 35V
Input bias current	lв	-1	ı	_	μA	VINV=1.1V
Maximum FB voltage	VFBH	2.4	2.5	_	V	Vinv=0.5V
Minimum FB voltage	VFBL	_	0.05	0.10	V	Vinv=1.5V
FB sink current	İFBSINK	-5.0	-3.0	-0.5	mA	VFB=1.5V,VINV=1.5V
FB source current	IFBSOURCE	70	120	170	μΑ	VFB=1.5V,VINV=0.5V
Soft start time	Tss	_	5	_	mS	* Design assurance
[Oscillator block]						
Oscillation frequency	Fosc	82	102	122	kHz	Rτ=390kΩ
Frequency input regulation	∆Fosc	-	1	_	%	VIN=5 ~ 35V
[Enable/Synchronizing input block]						
Threshold voltage	VEN/SYNC	8.0	1.7	2.6	V	
Input current	IEN/SYNC	_	35	90	μA	VEN/SYNC=5V
External synchronizing frequency	FSYNC	_	150	_	kHz	FEN/SYNC=150kHz

^{*} Not designed for radiation resistance.



4/16

Fig.11 ON resistance VIN=5V (BD9778F/HFP)

Fig.12 ON resistance VIN=7V (BD9778F/HFP)

Fig.10 ON resistance VIN=13.2V (BD9781HFP)




Fig.13 ON resistance VIN=13.2V (BD9778F/HFP)




Fig.14 ON resistance VIN=12V (BD9002HFP)




Fig.15 ON resistance VIN=13.2V (BD9002HFP) (Dropout voltage can be calculated by the expression, RON × IO)





Fig.16 Io vs. Efficiency (VIN=12V,f=200kHz)
(BD9781HFP)






Fig.17 lo vs. Efficiency (Vin=12V,f=100kHz) Fig.18 lo vs. Efficiency (Vin=42V,f=200kHz) (BD9073F/HFP) (BD9002HFP)




Fig.19 Over current protection (BD9781HFP)




Fig.20 Over current protection (BD9778F/HFP)





Fig.21 Over current protection (BD9002HFP) -

(BD9778F)

(BD9778HFP)






Fig.22


Fig.23


No.	Pin name	Function
1	VIN	Power supply input
2	SW	Output
3	FB	Error Amp output
4	INV	Output voltage feedback
5	EN	Enable
6	RT	Frequency setting resistor connection
7	GND	Ground
8	PVIN	Power system power supply input

No.	Pin name	Function
1	VIN	Power supply input
2	SW	Output
3	FB	Error Amp output
4	GND	Ground
5	INV	Output voltage feedback
6	RT	Frequency setting resistor connection
7	EN	Enable
FIN	_	Ground

(BD9002HFP)

(BD9781HFP)








Fig.24

Fig.25

No.	Pin name	Function
1	Vin	Power supply input
2	SW	Output
3	INV	Output voltage feedback
4	GND	Ground
5	FB	Error Amp output
6	SS	Soft start
7	RT	Frequency setting resistor connection
FIN	_	Ground

No.	Pin name	Function
1	VIN	Power supply input
2	SW	Output
3	RT	Frequency setting resistor connection
4	GND	Ground
5	FB	Error Amp output
6	INV	Output voltage feedback
7	EN/SYNC	Enable/Synchronizing pulse input
FIN	_	Ground

Description of operations

ERROR AMP

The ERROR AMP block is an error amplifier used to input the reference voltage (1 V typ.) and the "INV" pin voltage. The output "FB" pin controls the switching duty and also output voltage Vo. These "INV" and "FB" pins are externally mounted to facilitate phase compensation. Inserting a capacitor and resistor between these pins enables adjustment of phase margin. (Refer to recommended examples on page 11.)

SOFT START

The SOFT START block provides a function to prevent the overshoot of the output voltage Vo through gradually increasing the normal rotation input of the error amplifier when power supply turns ON to gradually increase the switching Duty. The soft start time is set to 5 msec (Typ.). On the BD9002HFP, however, this soft start time can be adjusted with a capacitor connected to the "SS" pin. For details of the soft start time setting, refer to information in Description of external components on page 10.

ON/OFF(BD9778F/HFP,BD9781HFP)

Setting the "EN" pin to 0.8 V or less makes it possible to shut down the circuit. Standby current is set to 0 µA (Typ.). Furthermore, on the BD9781HFP, applying a pulse having a frequency higher than set oscillation frequency to the "EN/SYNC" pin allows for external synchronization (up to +50% of the set frequency).

PWM COMPARATOR

The PWM COMPARATOR block is a comparator to make comparison between the "FB" pin and internal triangular wave and output a switching pulse.

The switching pulse duty varies with the "FB" value and can be set in the range of 0 to 100%.

· OSC(Oscillator)

The OSC block is a circuit to generate a triangular wave to be input in the PWM comparator. Connecting a resistor to the "RT" pin enables setting of oscillation frequency.

• TSD(Thermal Shut Down)

In order to prevent thermal destruction/thermal runaway of this IC, the TSD block will turn OFF the output when the chip temperature reaches approximately 150°C or more. When the chip temperature falls to a specified level, the output will be reset. However, since the TSD is absolutely designed to protect the IC itself, the thermal design should be provided with the thermal shutdown detection temperature of approximately less than 150°C.

CURRENT LIMIT

While the output POWER P-ch MOS FET is ON, if the voltage between drain and source (ON resistance \times load current) exceeds the reference voltage internally set with the IC, this block will turn OFF the output to latch. The overcurrent protection detection values have been set as shown below, respectively.


BD9781HFP . . . 8A(Typ.) BD9002HFP,BD9778F/HFP . . . 4A(Typ.)

Furthermore, since this overcurrent protection is automatically reset, after the output is turned OFF and latched, the latch will be reset with the RESET signal output by each oscillation frequency. In the case of BD9002HFP, however, if the output voltage drops below 20% of the set voltage, the output will be completely turned OFF and latched. In order to restart the circuit, the VIN should be reset.

However, this protection circuit is only effective to prevent destruction due to a sudden accident but does not support for the continuous operation of the protection circuit (e.g. if a load, which significantly exceeds the output current capacitance, is normally connected). Furthermore, since the overcurrent protection detection value has characteristic negative to temperatures, give consideration to the thermal design.

Timing chart (BD9781HFP)

· While in basic operation mode



· While in overcurrent protection mode





Fig.27

External synchronizing function (BD9781HFP)


In order to activate the external synchronizing function, connect the frequency setting resistor to the RT pin and then input a synchronizing signal to the EN/SYNC pin.

As the synchronizing signal, input a pulse wave higher than a frequency determined with the setting resistor (RT). On the BD9781HFP, design the frequency difference to be within 50%.

Furthermore, make setting of the pulse wave duty in the range of 10% to 90%.



Description of external components




Design procedure	Calculation example
Vo = Output voltage, Vin (Max.) = Maximum input voltage lo (Max.) = Maximum load current, f = Oscillation frequency	
Setting or output voltage Output voltage can be obtained by the formula shown below.	When Vo = 5 V and R2 = 10 $k\Omega$,
Vo=1 × (1+R1/R2) Use the formula to select the R1 and R2. Furthermore, set the R2 to 30 k Ω or less. Select the current passing through the R1 and R2 small enough for the output current.	5=1 × (1+R1/10kΩ) <u>R1=40kΩ</u>
Selection of coil (L) The value of the coil can be obtained by the formula shown below.	When Vin = 13.2 V, Vo = 5 V, Io = 2 A, and f = 100 kHz, L=(13.2–5) × 5/13.2 × 1/100k × 1/(2 × 0.15) =103.5μH ≒100μ
L=(VIN-Vo) × Vo / (VIN × f × Δ Io) Δ Io: Output ripple current f = Operating frequency Normally, Δ Io should be approximately 10 to 20% of Io.	
If this coil is not set to the optimum value, normal (continuous) oscillation may not be achieved. Furthermore, set the value of the coil with an adequate margin so that the peak current passing through the coil will not exceed the rated current of the coil.	<u>L=100μH</u>
 Selection of output capacitor (Co) The output capacitor can be determined according to the output ripple voltage ΔVo (p-p) required. Obtain the required ESR value by the formula shown below and then select the capacitance. 	V _{IN} =13.2V, V _O =5V, L=100μH, f=100kHz Δ IL=(13.2-5) × 5/(100 × 10 ⁶ × 100 × 10 ³ × 13.2) \pm 0.31 Δ IL=0.31A
$\Delta IL=(Vin-Vo) \times Vo/(L \times f \times Vin)$ $\Delta Vpp=\Delta IL \times ESR+(\Delta IL \times Vo)/(2 \times Co \times f \times Vin)$	
Make setting of the rating of the capacitor with an adequate margin to the output voltage. Also, make setting of the maximum allowable ripple current with an adequate margin to Δ IL. Furthermore, the output rise time should be shorter than the sift start time. Select the output capacitor having a value	When ILimit: 2 A, lo (Max) = 1 A, and Vo = 5V,
smaller than that obtained by the formula shown below. $\frac{3.5m \times (\text{ILimit-lo}(\text{Max}))}{\text{Vo}}$	C _{Max} =3.5m × (2-1)/5 =700μ
ILimit:2A(BD9778F/HFP), 2.5(BD9002HFP), 4A(BD9781HFP) If this capacitance is not optimum, faulty startup or else may result.	<u>С</u> мах=700µF

Design procedure	Calculation example
Selection of diode Make setting of the rating of the diode with an adequate margin to the maximum load current. Also, make setting of the rated inverse voltage with an adequate margin to the maximum input voltage. Selecting a diode having a low forward voltage and short	When Vin = 36 V and Io = (max.) 2 A, Select a diode of rated current of 2 A or more and rated withstand voltage of 36 V or more.
reverse recovery time will provide high efficiency.	
 Selection of input capacitor Two capacitors, ceramic capacitor CIN and bypass capacitor C, should be inserted between the VIN and GND. 	When Vin = 13.2 V, Vo = 5 V, and lo = 1 A,
Be sure to insert a ceramic capacitor of 1 to 10 μF for the CIN. The capacitor C should have a low ESR and significantly large ripple current. The ripple current IRMS can be obtained by the formula shown below.	IRMS=1 $\times \sqrt{5 \times (13.2-5)/(13.2)^2}$ =0.235
IRMS=Io ×√VO × (Vin-Vo)/ Vin²	,
Select capacitors that can accept this ripple current. If the capacitance of CIN and C is not optimum, this IC may malfunction.	IRMS=0.235A
Setting of soft start time (BD9002HFP) The soft start time Tss can be set with the capacitor Css inserted between the SS and GND.	When Css = 0.1 μF,
$Tss = \frac{Vss(1V typ.) \times Css}{Iss(2.5\mu A Typ.)}$	$Tss = \frac{1 \times 0.1 \times 10^{-6}}{2.5 \times 10^{-6}} = 0.04$
If this capacitance is not optimum, overshoot may result. Make the capacitance setting in the range of 0.1 to 2.2 μF .	<u>Tss=0.04s</u>
7. Setting of oscillation frequency Referring Fig. 31 and Fig. 32 on the following page, select RT for the oscillation frequency to be used. Furthermore, in order to eliminate noises, be sure to connect ceramic capacitors of 0.1 to 1.0 μ F in parallel.	
8. Setting of phase compensation (Rc and Cc) The phase margin can be set through inserting a capacitor or a capacitor and resistor between the INV pin and the FB pin. Each set value varies with the output coil, capacitance, I/O voltage, load, or else. Therefore, set the phase compensation to the optimum value according to these conditions. (For details, refer to Application circuit on page 11.) If this setting is not optimum, output oscillation or else may result.	

^{*} The set values listed above are all reference values. On the actual mounting of the IC, the characteristics may vary with the routing of wirings and the types of parts in use. In this connection, it is recommended to thoroughly verify these values on the actual system prior to use.

Directions for pattern layout of PCB



- ①Arrange the wirings shown by heavy lines as short as possible in a broad pattern.
- ②Locate the input ceramic capacitor Cin as close to the VIN-GND pin as possible.
- ③Locate the R⊤ and C⊤ as close to the GND pin as possible.
- ①Locate the R1 and R2 as close to the INV pin as possible, and provide the shortest wiring from the R1 and R2 to the INV pin.
- ⑤Locate the R1 and R2 as far away from the L as possible.




Fig.31 Rt vs fosc (BD9781HFP/BD9778F/HFP)




Fig.32 Rt vs fosc (BD9002HFP)

Phase compensation setting procedure

1. About application stability conditions

The following section shows the stability conditions of negative feedback system.

Furthermore, since the DC/DC converter application is sampled according to the switching frequency, GBW (frequency at 0-dB gain) of the overall system should be set to 1/10 or less of the switching frequency. The following section summarizes the targeted characteristics of this application.


- At a 1 (0-dB) gain, the phase delay is 150° or less (i.e., the phase margin is 30° or more).
- The GBW for this occasion is 1/10 or less of the switching frequency.

In other words, the responsiveness is determined with restrictions on the GBW. Consequently, in order to upgrade the responsiveness, higher switching frequency should be provided.


The knack for ensuring the stability through the phase compensation is to cancel a secondary phase delay (-180°) resulting from LC resonance with a secondary phase lead (i.e., through inserting two phase leads).

Furthermore, the GBW (i.e., frequency at 0-dB gain) is determined according to phase compensation capacitance to be provided for the error amplifier. Consequently, in order to reduce the GBW, increase the capacitor capacitance.

(1) Typical integrator (Low pass filter)



(2) Open loop characteristics of integrator




Point (b) fb = GBW =
$$\frac{1}{2\pi RC}$$
 [Hz]

Since the error amplifier is provided with (1) or (2) phase compensation, the low pass filter is applied. In the case of the DC/DC converter application, the R becomes a parallel resistance of the feedback resistance.

2. For output capacitors having high ESR, such as electrolyte capacitor


For output capacitors having high ESR (i.e., several Ω), the phase compensation setting procedure becomes comparatively simple. Since the DC/DC converter application has surely a LC resonant circuit attached to the output, a -180° phase-delay occurs in that area. If ESR component is present there, however, a +90° phase-lead occurs to shift the phase delay to -90°. Since the phase delay is desired to set within 150°, this is a very effective method but has a demerit to increase the ripple component of the output voltage.

(1) LC resonant circuit



At this resonance point, a -180° phase-delay occurs.


(2) With ESR provided



A -90° phase-delay occurs.


According to changes in phase characteristics due to the ESR, only one phase lead should be inserted. For this phase lead, select either of the methods shows below.

(3) Insert feedback resistance in the C.



Phase lead: $fz = \frac{1}{2\pi C1R1}$ [Hz]

(4) Insert the R3 in integrator.



Phase lead: $fz = \frac{1}{2\pi \text{ C2R3}}$ [Hz]


For the purpose of canceling the LC resonance, the frequency to insert the phase lead should be set close to the LC resonant frequency.

The settings above have simply obtained and no precise calculations or the like have not been made. Consequently, the settings may be adjusted on the actual system. Furthermore, since these characteristics vary with the layout of PCB, loading conditions and others, thorough confirmation should be made on the actual system for the design of mass production.

3. For output capacitors having low ESR, such as ceramic capacitor or OS-CON

Unlike section 2 above, in order to use capacitors having low ESR (i.e., several tens of $m\Omega$), two phase-leads should be inserted so that a -180° phase-delay due to LC resonance will be compensated. The following section shows a typical phase compensation procedure.

(1) Phase compensation with secondary phase lead




Phase lead:
$$fz_1 = \frac{1}{2\pi R_1C_1}[Hz]$$

Phase lead: fz₂ =
$$\frac{1}{2\pi} \frac{1}{R3C2}$$
 [Hz]

LC resonant frequency: fr =
$$\frac{1}{2\pi\sqrt{LC}}$$
[Hz]

For the settings of phase lead frequency, insert both of the phase leads close to the LC resonant frequency. According to empirical rule, setting the phase lead frequency fz2 with R3 and C2 lower than the LC resonant frequency fr, and the phase lead frequency fz1 with the R1 and C1 higher than the LC resonant frequency fr will provide stable application conditions.

In order to make measurement of the open loop of DC/DC converter, use the gain phase analyzer or FRA to measure the frequency characteristics.



<Procedure>

- 1. Check to be sure output causes no oscillation at the maximum load in closed loop.
- 2. Isolate (1) and (2) and insert Vm (with amplitude of approximately 100 mVpp).
- 3. Measure (probe) the oscillation of (1) to that of (2).

Furthermore, the phase margin can be also measured with the load responsiveness.

Measure variations in the output voltage when instantaneously changing the load from no load to the maximum load. Even though ringing phenomenon was caused, if, due to low phase margin, no ringing takes place, it can be said that phase margin is provided. However, no specific phase margin can be probed.

About heat loss

For thermal design, be sure to operate the IC within the following conditions.

(Since the temperatures described hereunder are all guarantee temperatures, be sure to take the margin into account.)

- 1. The ambient temperature Ta is to be 125°C or less.
- 2. The chip junction temperature Tj is to be 150°C or less.

The chip junction temperature Ti can be considered in the following two patterns.

To obtain Tj from the IC surface temperature Tc in the actual use state, $T_i = T_c + \theta_i - c \times W$

②To obtain Tj from the ambient temperature Ta Tj=Ta+ θ j-a × W

<Reference value> θj-c : HRP7 7°C/W

SOP8 32.5°C/W

<Reference value> θi-a: HRP7 89.3°C/W Single piece of IC

2-layer PCB (Copper foil area on the front side 54.3°C/W

of PCB: 15 × 15 mm²)

22.7°C/W 2-layer PCB (Copper foil area on the front side

of PCB: 70 × 70 mm²)

PCB size: $70 \times 70 \times 1.6 \text{ mm}^3$ (PCB incorporates thermal via.)

Copper foil area on the front side of PCB: 10.5 x 10.5 mm²

SOP8 222.2°C/W Single piece of IC 181.8°C/W 1-layer PCB

PCB size: 70 × 70 × 1.6 mm³

The heat loss W of the IC can be obtained by the formula shown below.


W=Ron × Io² ×
$$\frac{\text{Vo}}{\text{Vin}}$$
 + Vin × Icc + Tr × Vin × Io × f

Ron: ON resistance of IC (refer to pages 4 and 5.) Io: Load current

Vo: Output current Vin: Input current Icc: Circuit current (Refer to pages 2 and 3)

Tr: Switching rise/fall time (Approximately 40 nsec)

F: Oscillation frequency



(1) Ron × lo²

$$(2) 2 \times \frac{1}{2} \times \text{Tr} \times \frac{1}{T} \times \text{Vin} \times \text{Io}$$

$$= \text{Tr} \times \text{Vin} \times \text{Io} \times \text{f}$$




Fig.33 Equivalent circuit

Cautions on use

1. Absolute maximum ratings

Exceeding the absolute maximum ratings, such as applied voltage, operating temperature range, etc., can break down the IC. Should the IC break down, it will be impossible to identify breaking mode such as short circuit mode or an open mode. If any special mode exceeding the absolute maximum ratings is assumed, consideration should be given to take physical safety measures including use of fuses, etc.

2. GND potential

Make setting of the potential of the GND terminal so that it will be maintained at the minimum in any operating state.


- 3. Thermal design
 - With consideration given to power dissipation (Pd) in the actual use state, provide the thermal design with an adequate margin.
- 4. Short circuit between pins and erroneous mounting In order to mount ICs on a set printed circuit board, pay thorough attention to the direction and offset of the ICs. Erroneous mounting can break down the ICs. Furthermore, if a short circuit occurs due to foreign matters entering between pins or between the pin and the power supply or the GND pin, the ICs can break down.
- 5. Operation in strong electromagnetic field

Please note that using ICs in the strong electromagnetic field can malfunction them.

- 6. Inspection with set printed circuit board
 - On the inspection with the set printed circuit board, if a capacitor is connected to a low-impedance pin, the IC can suffer stress. Therefore, be sure to discharge from the set printed circuit board by each process. For protection against static electricity, establish a ground for the assembly process and pay thorough attention to the transportation and the storage of the set printed circuit board. Furthermore, in order to connect the jig for the inspection process, be sure to turn OFF the power supply and then mount the set printed circuit board to the jig. After the completion of the inspection, be sure to turn OFF the power supply and then dismount the set printed circuit board from the jig.
- 7. This IC is a monolithic IC, which has P+ isolation and P layer between elements to isolate the elements. P-N junction is formed with this P layer and the N layer of each element, thus composing a variety of parasitic elements.

For example, as shown in Fig. 35, if the resistor and the transistor is connected with the pin respectively,

- When GND>Pin A or GND>Pin B, P-N junction will operate as a parasitic diode.
- · When GND>Pin B, P-N junction will operate as a parasitic transistor.
- In terms of the construction of IC, parasitic elements are inevitably formed in relation to potential. The operation of the parasitic element can cause interference with circuit operation, thus resulting in a malfunction and then breakdown of the IC. Therefore, pay thorough attention not to handle the input pins such as to apply to the input pins a voltage lower than the GND (P layer) so that any parasitic element will operate.



8. Ground board pattern

If small-signal GND and large-current GND are provided, It will be recommended to separate the large-current GND pattern from the small-signal GND pattern and establish a single ground at the reference point of the set PCB so that resistance to the wiring pattern and voltage fluctuations due to a large current will cause no fluctuations in voltages of the small-signal GND. Pay attention not to cause fluctuations in the GND wiring pattern of external parts as well.

9. Temperature protection (thermal shut down) circuit

This IC has a built-in temperature protection circuit to prevent the thermal destruction of the IC. As described above, be sure to use this IC within the power dissipation range. Should a condition exceeding the power dissipation range continues, the chip temperature Tj will rise to activate the temperature protection circuit, thus turning OFF the output power element. Then, when the tip temperature Tj falls, the circuit will be automatically reset. Furthermore, since the temperature protection circuit is activated under the condition exceeding the absolute maximum ratings, NEVER attempt to use the temperature protection circuit for set design or else.

10. On the application shown below, if there is a mode in which VIN and each pin potential are inverted, for example, if the VIN is short-circuited to the Ground with external diode charged, internal circuits may be damaged. To avoid that, it is recommended to insert a backflow prevention diode in series with the VIN or a bypass diode between each pin and VIN.




Fig.35

Thermal derating characteristics




Fig.36




Fig.37

Selection of order type



တ	7	7	8

ROHM model name

Product No. 9778 = 36V/2A9781 = 36V/4A

9002 = 50V/2.5A

Н F Р


Package type F = SOP8HFP = HRP7


Т R

Taping type


E2 = Reel-type embossed carrier tape (SOP8) TR = Reel-type embossed carrier tape (HRP7)


SOP8





HRP7





- The contents described herein are correct as of April, 2005
 The contents described herein are subject to change without notice. For updates of the latest information, please contact and confirm with ROHM CO.,LTD.
- Any part of this application note must not be duplicated or copied without our permission.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding upon circuit constants in the set.

 Any data, including, but not limited to application circuit diagrams and information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any
- rranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by ROHM CO., LTD. is granted to any such buyer.
- The products described herein utilize silicon as the main material
- The products described herein are not designed to be X ray proof.

The products listed in this catalog are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

Excellence in Electronics



ROHM CO., LTD.

21, Saiin Mizosaki-cho, Ukyo-ku, Kyoto 615-8585, Japan TEL: (075)311-2121 FAX: (075)315-0172 URL http://www.rohm.com

Published by

Application Engineering Group

Contact us for further information about the products.

Contact us for further information about the Atlanta U.S.A. /ROHM ELECTRONICS ATLANTA SALES OFFICE (DIVISION OF ROHM ELE.U.S.A., LLC)
TEL: +1(770)754-9972 FAX: +1(770)754-0991
Delias U.S.A. /ROHM ELECTRONICS DALLAS SALES OFFICE (DIVISION OF ROHM ELE.U.S.A., LLC)
TEL: +1(972)812-8818 FAX: +1(973)2132-0330
San Diego U.S.A. /ROHM ELECTRONICS SAN DIEGO SALES OFFICE (DIVISION OF ROHM ELE.U.S.A., LLC)
TEL: +1(863)8262-3330 FAX: +1(863)825-3670
TEL: +4(9(2154)8210 FAX: +4(9(2154)821400
United Injoin of Profit Electronics CMBH (UK)
TEL: +4(9(2154)8210 FAX: +4(9(2154)821400
United Injoin of Profit Electronics CMBH (UK)
TEL: +44(9(1908-306700 FAX: +44(9(1908-235788)
TEL: +44(9(1908-306700 FAX: +44(9(1908-235788)
TEL: +45(2)(2)7406826 FAX: +453(2)375-8971
TEL: +852(2)7406826 FAX: +853(2)375-8971
TEL: +862(2)8279-2727 FAX: +853(2)8274-2066
Dallar China /ROHM ELECTRONICS (SHANCHAI) CO, LTD.
TEL: +86(2)(2)729-2727 FAX: +863(2)8247-2066

CTS.

Beijing China / BEIJING REPRESENTATIVE OFFICE
TEL:+86(10)8525-2483 FAX:+86(10)8525-2489

Tahwan / ROHM ELECTRONICS TAHWAN CO., LTD.
TEL:+86(2)2504-6965 FAX:+868(2)2503-2699

Korea / ROHM ELECTRONICS KOREA CORPORATION
TEL:+86(2)8182-700 FAX:+86(2)8182-716

Singapore / ROHM ELECTRONICS ASIA PTE LTD. (RES / REI)
TEL:+66-6332-2322 FAX:+86-5332-862

Maleysia / ROHM ELECTRONICS (MALAYSIA) SDN. BHD.
TEL:+60(3)7958-8355 FAX:+60(3)7958-8377

Philippines / ROHM ELECTRONICS (PHILIPPINES) SALES CORPORATION
TEL:+80(2)807-6872 FAX:+68(2)809-1422

Talland / ROHM ELECTRONICS (THALIAND) CO., LTD.
TEL:+60(2)254-4890 FAX:+66(2)256-6334