


# ME370T (Nakasi)


1.0

Original 2012/02/08  
Project Name  
ME370T




01. Block Diagram
02. POWER TREE
03. Power On/Off&Reset Timing
04. Power Sequence map
05. T30 Core & Fuse
06. T30 SYS IF
07. T30 GMI IF
08. T30 DDR
09. T30 DSI/CSI,CAM
10. T30 LCD
11. T30 HDMI,VGA
12. T30 BB,UART
13. T30 AUDIO
14. T30 USB,HSIC,ICUSB
15. T30 SDMMC,eMMC
16. T30 PCIe
17. T30 NC
18. Boot Straps
19. DDR3L
20. LCD data EMI filter
21. LCD panel power
22. eMMC,SDIO I/F
23. Sensor
24. Debug Connector
25. Hall
28. NUVOTON NPCE795L-1
30. EC description
31. SMBus tributaries
32. I/O Connector
33. TP&IO\_CON(MB)
34. Coin cell
35. Camera power
36. Camera ISP & Connector
37. Codec\_ALC5631Q-VE
38. DSP\_FM34
39. Audio Conn
40. HW\_RF Interface
41. WiFi+BT combo II
43. BCM4751 GPS
44. SW CON
46. HDMI Conn
47. EMC
48. Srew Hole
49. DC JACK & BAT CON
50. Power Sequenc Logic
51. Power\_Latch
52. LVDS transmitter\_30
53. LCD panel connector\_30
- a54. TP&IO\_Block Diagram
- a55. TP&IO\_Conn&SIM&SD
- a56. TPIO\_ATMXT768EXES
- a57. TP&IO\_TP CON
- a58. TP&IO\_POWER
- a59. TP&IO\_RST\_SW
63. ALS\_LSC3010
81. PW\_+5VSUS\_+3VSUS\_TPS51125A
86. PW\_2.85V&VDD\_5V0\_SYS
89. PW\_Charger(BQ24745)
90. PW\_A/D\_IN
91. PMU-TPS65911 1/3
92. PMU-TPS65911 2/3
93. PMU-TPS65911 3/3
95. Force\_off\_recovery
96. Low\_Low\_BAT#
97. PWR\_SW# Selection
99. HISTORY





**TF300T T3**  
power on/off map  
1201



Sequence:  
 <1>--><2>--><2A>--><2B>--><2C>--><2D>-->  
 <3>--><4>--><5>--><6>--><6A>--><7>--><8>-->  
 <9>--><10>--><10A>--><10B>--><11>--><12>--><13>

- Notes:
- VDD\_1V8\_GEN powers AVDD\_OSC, VDDIO\_SYS, AVDD\_HDMI\_PLL, AVDD\_USB\_PLL, VDDIO\_S0MMC1, VDDIO\_AUDIO, VDDIO\_BB, VDDIO\_UART, VDDIO\_S0MMC4, VDDIO\_VI, VDDIO\_LCD, VDDIO\_CAM
  - AVDD\_PLL powers AVDD\_PLLA, C\_P, AVDD\_PLLX, AVDD\_PLLM, AVDD\_PLLU, AVDD\_PLLD2
  - VDD\_5V0\_SYS indicates AVDD\_USB, VDD\_DDR\_RX, AVDD\_HDMI, VDDIO\_GMI, VDDIO\_PEX\_CTL
  - VDD\_PEX powers AVDD\_PLLA, AVDD\_PEXB, AVDD\_PEX\_PLL, VDD\_PEXB
  - VDD\_SATA powers AVDD\_SATA, AVDD\_SATA\_PLL, VDD\_SATA
  - AVDD\_1V2 powers AVDD\_DSI\_CSI, VDDIO\_HSIC
  - AVDD\_IC\_USB: AVDD\_VDAC, AVDD\_PEXA, VDD\_PEXA are unused
  - VDD\_RTC, VDD\_CORE: Critical PLLs, AVDD\_OSC, VDDIO\_SYS, VDDIO\_DDR, VDDIO\_NAND, CLK\_32K\_IN and Reference clock required before SYS\_RESET\_N goes high
  - Recommended Power-down sequence is reverse of Power-up.





0620

U2A

I122 CORE POWER

1.2V

(110-120)



V22

V23






0.9~1.0V

(83-109)

1.0-1.2V


(0-120)

1220 add




0614 remove VDD\_CPU\_SENSE





Note: Place the 0402 shunts close to Tegra side



VPP\_FUSE

VPP\_KFUSE






**Power from MAX77663**

MAX77663 LDO8 1.2V to T30 AVDD\_PLLX  
 MAX77663 SD2 1.8V (VDD\_1V8\_PMU\_DCDC2) to VDD\_1V8\_GEN


**Signal to & from MAX77663**

SYS\_RESET# from MAX77663 nRSTIO, check reset circuit(p.32) and PMU side  
 PWR\_INT# from MAX77663 nIRQ, check PU resistor in PMU side(100k PU to VDD\_1V8\_GEN)  
 CORE\_PWR\_REQ to MAX77663 EN1, check PU resistor in PMU side(100k PU to VDD\_1V8\_GEN)  
 CPU\_PWR\_REQ to MAX77663 EN2, check PD resistor in PMU side(100k PD)  
 CLK\_32K\_IN from MAX77663 GPIO4, check PU resistor in PMU side(100k PU to VDD\_1V8\_GEN)





PMU	VDD_PMU_LDO7
R1.0	1.1V
R1.2	1.2V



Remove C35, C36 for AVDD\_PLLX & AVDD\_PLLM



VDDIO_SYS	POR		Deep Sleep	
	PUPD	PinState	PUPD	After Wake
COL0	UP 100K	PU	Config.	Reset
COL1	UP 100K	PU	Config.	Reset
COL2	UP 100K	PU	Config.	Reset
COL3	UP 100K	PU	Config.	Reset
COL4	UP 100K	PU	Config.	Reset
COL5	UP 100K	PU	Config.	Reset
COL6	UP 100K	PU	Config.	Reset
COL7	UP 100K	PU	Config.	Reset
ROW0	DOWN 100K	PD	Config.	Reset
ROW1	DOWN 100K	PD	Config.	Reset
ROW2	DOWN 100K	PD	Config.	Reset
ROW3	DOWN 100K	PD	Config.	Reset
ROW4	DOWN 100K	PD	Config.	Reset
ROW5	DOWN 100K	PD	Config.	Reset
ROW6	DOWN 50K	PD	Config.	Reset
ROW7	DOWN 50K	PD	Config.	Reset
ROW8	DOWN 50K	PD	Config.	Reset
ROW9	DOWN 50K	PD	Config.	Reset
ROW10	DOWN 50K	PD	Config.	Reset
ROW11	DOWN 50K	PD	Config.	Reset
ROW12	DOWN 50K	PD	Config.	Reset
ROW13	DOWN 50K	PD	Config.	Reset
ROW14	DOWN 50K	PD	Config.	Reset
ROW15	DOWN 50K	PD	Config.	Reset




PCBID  
 ID5 ID4 ID3  
 0 0 0 for ME370T SR3

PCBID  
 ID2 = 0 for BCM47511  
 ID2 = 1 for BCM4751



PCBID  
 ID1 ID0  
 0 0 AW-NH660 BCM4330

Pin to Pin  
 1 0 AW-NH665 BCM4330


PCB ID0 100KPU 2 R18 @/PCBID/WIFI  
 100KPU 2 R17 @/PCBID/WIFI  
 PCB ID1 100KPU 2 R19 @/PCBID/WIFI  
 100KPU 2 R20 @/PCBID/WIFI  
 Unmount  
 PCB ID2 100KPU 2 R22 @/PCBID/GPS  
 100KPU 2 R27 @/PCBID/GPS  
 Unmount  
 PCB ID3 100KPU 2 R23 @/PCBID/PROJECT  
 100KPU 2 R28 @/PCBID/PROJECT  
 Unmount  
 PCB ID4 100KPU 2 R31 @/PCBID/PROJECT  
 100KPU 2 R28 @/PCBID/PROJECT  
 Unmount  
 PCB ID5 100KPU 2 R30 @/PCBID/PROJECT  
 100KPU 2 R29 @/PCBID/PROJECT



TPS63020 buck-boost















VDDIO_GMI	POR		Deep Sleep	
	PUPD	PinState	PUPD	After Wake
AD00	None	Z	Disable	Reset
AD01	None	Z	Disable	Reset
AD02	None	Z	Disable	Reset
AD03	None	Z	Disable	Reset
AD04	None	Z	Disable	Reset
AD05	None	Z	Disable	Reset
AD06	None	Z	Disable	Reset
AD07	None	Z	Disable	Reset
AD08	None	Z	Disable	Reset
AD09	None	Z	Disable	Reset
AD10	DOWN 100K	PD	Disable	Reset
AD11	DOWN 100K	PD	Disable	Reset
AD12	None	Z	Disable	Reset
AD13	None	Z	Disable	Reset
AD14	None	Z	Disable	Reset
AD15	None	Z	Disable	Reset
A16	None	Z	Config.	Hold
A17	None	Z	Config.	Hold
A18	None	Z	Config.	Hold
A19	None	Z	Config.	Hold
CS0	UP 100K	PU	Config.	Reset
CS1	UP 100K	PU	Config.	Reset
CS2	UP 100K	1	Disable	Reset
CS3	UP 100K	1	Disable	Reset
CS4	UP 100K	PU	Config.	Reset
CS6	UP 100K	PU	Disable	Reset
CS7	UP 100K	PU	Config.	Reset
ADV_N	None	1	Disable	Reset
CLK	None	0	Disable	Reset
RST_N	UP 100K	0	Disable	Reset
WAIT	UP 100K	PU	Disable	Reset
WP_N	UP 100K	PU	Config.	Reset
IORDY	UP 100K	PU	Config.	Reset
OE_N	None	1	Disable	Reset
WR_N	None	1	Disable	Reset
DQS	None	Z	Disable	Reset




PCBID  
ID7 ID6  
0 0 ALC5631Q  
0 1 WM8903  
1 0 ALC5642  
1 1 Reserved

PCBID  
ID8 Reserved














T30 Vi	T30 GPIO	T30S pin
VI_MCLK	FR0_RST#	BB AA1
VI_CLK	RDM1_VBUS_EN_OC#	BB W5
VI_HSYNC	EN_VDDIO_SD	BB W5
VI_VSYNC	EN_VDD_MC	BB AA3
VI_D00	BAT_IN_CPO#	BB V4
VI_D01	COMPASS_DRDY	BB AC11
VI_D02	ALC_INT4_MB	BB AF6
VI_D03	GS_INT	BB AA9
VI_D04	LVD5_SHTDN#	LCD AP18
VI_D05	CAM_RST_ZM	CS0 AW4
VI_D06	EN_VDD_PNL	UART AG33
VI_D07	DSP_RST#	BB V9
VI_D08	EN_VDD_FUSE	UART AN06
VI_D09	EN_HVDD_FEX	XX X
VI_D010	DSP_PWR#	CAM AM16
VI_D011	SIMMCT1_NP	ADSD0 D36

GPIO



VDDIO_VI	POR		Deep Sleep		
	PUPD	PinState	PUPD	After Wake	
D00	DOWN	15K	PD	Disable	Hold
D01	DOWN	15K	PD	Disable	Hold
D02	DOWN	15K	PD	Disable	Hold
D03	DOWN	15K	PD	Config.	Hold
D04	DOWN	15K	PD	Disable	Hold
D05	DOWN	15K	PD	Disable	Hold
D06	DOWN	15K	PD	Disable	Hold
D07	DOWN	15K	PD	Disable	Hold
D08	DOWN	15K	PD	Disable	Hold
D09	DOWN	15K	PD	Disable	Hold
D10	DOWN	15K	PD	Disable	Hold
D11	DOWN	15K	PD	Disable	Hold
MCLK	DOWN	15K	PD	Disable	Hold
PCLK	DOWN	15K	PD	Disable	Hold
HSYNC	DOWN	15K	PD	Disable	Hold
VSYNC	DOWN	15K	PD	Disable	Hold

Camera 1 (Rear)

Camera 2 (Front)



VDDIO_CAM	POR		Deep Sleep		
	PUPD	PinState	PUPD	After Wake	
PBB0	None	Z	Config.	Hold	
PBB3	None	Z	Config.	Hold	
PBB4	None	Z	Config.	Hold	
PBB5	None	Z	Config.	Hold	
PBB6	None	Z	Config.	Hold	
PBB7	None	Z	Config.	Hold	
PCC1	UP	50K	PU	Config.	Hold
PCC2	UP	50K	PU	Config.	Reset





CW/0228 Check SI





3.3V

1.8V







HDMI Conn.

All HDMI pins & powers leave NC when HDMI is not be used.







All VDAC pins & powers leave NC








VDDIO_BB	POR		Deep Sleep	
	PUPD	PinState	PUPD	After Wake
DATA0	UP	100K	PU	Disable
DATA1	UP	100K	PU	Disable
DATA2	UP	100K	PU	Disable
DATA3	UP	100K	PU	Config.
DATA4	UP	100K	PU	Config.
DATA5	UP	100K	PU	Disable
DATA6	UP	100K	PU	Disable
DATA7	UP	100K	PU	Disable
PV0	None	Z	Config.	Hold
PV1	None	Z	Config.	Hold



VDDIO_BB	POR		Deep Sleep	
	PUPD	PinState	PUPD	After Wake
DAP3_DIN	DOWN	100K	PD	Disable
DAP3_DOUT	DOWN	100K	PD	Disable
DAP3_FS	DOWN	100K	PD	Disable
DAP3_SCLK	DOWN	100K	PD	Disable



VDDIO_UART	POR		Deep Sleep	
	PUPD	PinState	PUPD	After Wake
PU0	None	Z	Disable	Hold
PU1	None	Z	Disable	Hold
PU2	None	Z	Disable	Hold
PU3	None	Z	Disable	Hold
PU4	None	Z	Disable	Hold
PU5	None	Z	Config.	Hold
PU6	None	Z	Config.	Hold




VDD_IO_AUDIO	POR			Deep Sleep	
	PUPD	PinState	PUPD	After Wake	
SPI2_SCK	UP	100K	PU	Disable	Reset
SPI2_CS0_N	UP	100K	PU	Disable	Reset
SPI2_CS1_N	UP	100K	PU	Config.	Hold
SPI2_CS2_N	UP	100K	PU	Config.	Hold
SPI2_MOSI	DOWN	100K	PD	Disable	Hold
SPI2_MISO	DOWN	100K	PD	Disable	Hold










SI2305DS 2nd Source  
 07G005C69010 P-MOSFET EMF44P02J SOT-23  
 07G005051130 P-MOSFET SI2305DS-T1-E3 SOT-2  
 07G005051310 P-MOSFET NTR2101PT1G SOT-23  
 07G00538101L P-MOSFET AP2305GN SOT-23

1.8V




Note:  
 1. once USB1 is connected and USB1\_VBUS is a wake source, our EMC, CPU would run at max frequency and voltage.  
 2. USB1\_VBUS must be powered when force recovery mode.  
 3. USB1\_VBUS is powered with USB\_DP/N data transition, SW will recognize that a HOST PC is plugged in.











VDDIO_SDMMC1	POR		Deep Sleep	
	PUPD	PinState	PUPD	After Wake
GPIO_PV2	None	Z	Disable	Hold
GPIO_PV3	None	Z	Disable	Hold




VDDIO_SDMMC3	POR		Deep Sleep	
	PUPD	PinState	PUPD	After Wake
SDMMC3_DAT4	UP	15K	PU	Config. Hold
SDMMC3_DAT5	UP	15K	PU	Config. Hold
SDMMC3_DAT6	UP	15K	PU	Config. Hold
SDMMC3_DAT7	UP	15K	PU	Config. Hold










AD3	AD2	AD1	AD0	Determine Boot Device to be config.
0	0	0	0	eMMC primary x4
0	0	0	1	eMMC primary x8
0	0	1	0	eMMC secondary x4
0	0	1	1	NAND
0	1	0	0	NAND w/ block & page offset=1
0	1	0	1	Mobile LBA NAND
0	1	1	0	FlexMuxOneNAND
0	1	1	1	eSD x4
1	0	0	0	SPI Flash
1	0	0	1	SNOR (Muxed, x16)
1	0	1	0	SNOR (Muxed, x32)
1	0	1	1	SNOR (Non-Muxed, x16)
1	1	0	0	MuxOneNAND
1	1	0	1	SATA
1	1	1	0	eMMC secondary x8
1	1	1	1	Use fuse data

YM 0502  
DG05576900 V1.3 P75




AD5	AD4	Select Memory Type	SKU1&3	SKU2&4
0	0	ELPIDA DDR3LRS 256MBx4 EDJ2108EDBG-DJL-F	03006-00030900	
0	1	Hynix DDR3LM 256MBx4 H5TC2G83CFR-H9R	03006-00031200	
1	0	TBD		
1	1	TBD		

20120302

R100	R101	R102	R103
V	V	V	V
V	V	V	V
V	V	V	V


AD7	AD6	Select eMMC Type	SKU1&2	SKU3&4
0	0	HYNIX 8GB H26M42001FMR FBGA-153	03100-00120000	
0	1	Kingston 8GB KE44B-26BN FBGA169	05G002514010	
1	0	TBD		
1	1	TBD		

R96	R97	R98	R99
V	V	V	V
V	V	V	V
V	V	V	V










NAND_CLE	NAND_ALE	Description
0	0	Serial JTAG chain, MPCORE and AVP
0	1	MPCore only JTAG
1	0	AVP only JTAG
1	1	Reserved

RECOVERY	Description
0	USB Recovery Mode
1	Boot from secondary device



03006-00030900  
ELPIDA DDR3LRS 256MBx4 EDJ2108EDBG-DJL-F


03006-00031200  
Hynix DDR3LM 256MBx4 H5TC2G83CFR-H9R




**ASUS** Title :DDR3L  
ASUSTek COMPUTER INC. EPAD Engineer: Richard Lin  
Size C Project Name ME370T Rev 2.0  
Date: Tuesday, March 20, 2012 Sheet 19 of 60

eMMC I/F

MAX77663 SD2 (2A)



0906 NV add



03100-00120000  
HYNIX 8GB H26M42001FMR FBGA-153


05G002514010  
Kingston 8GB KE44B-26BN FBGA169

2.8V VDD\_PMU\_LD03\_2V8

MAX77663 LDO3






VCORE\_eMMC\_S

0906 NV add



YM 0502  
DG05576900 V1.3 P63

VDDIO\_HSMMC  
R120 4.7kR11  
R121 4.7kR1J  
CW/0320  
Change to 4.7k by Cardhu.




Footprint 12x16\_14x18 colay  
03100-00120000

HYNIX H26M42001FMR  
03100-00120000


### LCD PNL power Switch

**TPS63020 buck-boost**  
 3.3V +3VSUS → C160\_PNL



### LCD BL power Switch





2.8~5.5V




18bit LCD panel

10 LCD\_D[17:0]

EMI FILTER




TF201 0906 add




For Y3P and Y3M use  
As Y3P and Y3M are open, so  
connect pin 50, 2, 8, 10, 16,  
18 to GND

For Y3P and Y3M use  
As Y3P and Y3M are open, so connect pin 50 (D27),  
2 (D2), 8 (D10), 10 (D11), 16 (D16), 18 (D17) to GND




### LCD PNL power Switch

3.3V  
From +3VSUS  
From +3VSUS through SW





Close to LCD Connector

### LCD BL power Switch





Close to LCD Connector




CON5 2nd source  
MATSUSHITA/AXT530124  
12G161H00307

### LVDS EMI Filter











### Ambient Light Sensor




# Thermal Sensor 1



1103  
U20  
06G023124010 TEMP. SENSOR NCT1008CTR3R2G  
change to  
06023-00031010 TEMP. SENSOR NCT72CMTR2G

- Note:
1. Low pass filter (R=100ohm & C=1nF) to reduce CM/DIFF noise.
  2. THERM# & ALERT# provide open-drain, active low output.
  3. VDD power supply range is +3.0V to +3.6V.
  4. Route D+/D- tracks close together and w/ grounded guard.


# Gyro Sensor



- Note:
1. VDD power supply range is +1.8V to +3.6V.
  2. VIO max. voltage is VDD.
  3. VOH=0.9xVIO & VOL=0.3xVIO.
  4. VIH=0.8xVIO & VIL=0.2xVIO

Gyro AD0 High : I2C Address 1101001b  
Gyro AD0 Low : I2C Address 1101000b

# E-COMPASS



- Note:
1. DVDD power supply range is +1.7V to +2.8V.
  2. AVDD power supply range is +2.4V to +3.6V.
  3. Let VREG & VPP NC for reference.
  4. DRDY is +1.8V level out and active high.

ADDR	I2C Address
H	1Fh/read 1Eh/write
L	1Dh/read 1Ch/write



**Codec VDD 1.8V**

VDD\_1V8\_GEN ○ --- ○ VDD\_1V8\_CDC



0226

Codec 1.8V change to system 1.8V power  
VDD\_1V8\_GEN




PMU LDO5 change to camera 1.8V



**VDD 5V0 AC\_BAT**



**Codec Realtek ALC5642**





**From 5V boost Circuit**




**Vin=5V**

**For once 5V boost unused**




**to 5V boost enable**









**Touch interface**

**Reset Interrupt**



Connectivity refer to Touch sensor spec I/O




**FPC2**




PIN#	1 <sup>o</sup>	2 <sup>o</sup>	3 <sup>o</sup>	4 <sup>o</sup>	5 <sup>o</sup>	6 <sup>o</sup>	7 <sup>o</sup>	8 <sup>o</sup>	9 <sup>o</sup>	10 <sup>o</sup>	11 <sup>o</sup>	12 <sup>o</sup>	13 <sup>o</sup>	14 <sup>o</sup>	15 <sup>o</sup>	16 <sup>o</sup>	17 <sup>o</sup>	18 <sup>o</sup>	19 <sup>o</sup>	20 <sup>o</sup>
Name	X30	Y29	X28	X27	X26	X25	X24	X23	X22	X21	X20	X19	X18	X17	X16	X15	X14	X13	X12	X11
PIN#	21 <sup>o</sup>	22 <sup>o</sup>	23 <sup>o</sup>	24 <sup>o</sup>	25 <sup>o</sup>	26 <sup>o</sup>	27 <sup>o</sup>	28 <sup>o</sup>	29 <sup>o</sup>	30 <sup>o</sup>	31 <sup>o</sup>									
Name	X10	X09	X08	X07	X06	X05	X04	X03	X02	X01	GND									

**FPC1**

PIN#	1 <sup>o</sup>	2 <sup>o</sup>	3 <sup>o</sup>	4 <sup>o</sup>	5 <sup>o</sup>	6 <sup>o</sup>	7 <sup>o</sup>	8 <sup>o</sup>	9 <sup>o</sup>	10 <sup>o</sup>	11 <sup>o</sup>	12 <sup>o</sup>	13 <sup>o</sup>	14 <sup>o</sup>	15 <sup>o</sup>	16 <sup>o</sup>	17 <sup>o</sup>	18 <sup>o</sup>	19 <sup>o</sup>	20 <sup>o</sup>
Name	GND	Y23	Y22	Y21	Y20	Y19	Y18	Y17	Y16	Y15	Y14	Y13	Y12	Y11	Y10	Y09	Y08	Y07	Y06	Y05
PIN#	21 <sup>o</sup>	22 <sup>o</sup>	23 <sup>o</sup>	24 <sup>o</sup>	25 <sup>o</sup>	26 <sup>o</sup>	27 <sup>o</sup>	28 <sup>o</sup>	29 <sup>o</sup>	30 <sup>o</sup>	31 <sup>o</sup>									
Name	Y04	Y03	Y02	Y01	GND	X36	X35	X34	X33	X32	X31									





		<b>Title :Coin Cell</b>	
ASUSTeK COMPUTER INC. EPAD		<b>Engineer: Richard Lin</b>	
Size B	Project Name <b>ME370T</b>	Rev 2.0	
Date: Tuesday, March 20, 2012		Sheet 30 of 60	




## MIPI



### 5M Camera (Rear)



### 1.2M Camera (Front)




**J4 2nd source**  
**PANASONIC/AXT520124**  
**12G161H0020A**









### Power Button




### PWRBTN Logic




### VDD\_5V0\_AC\_BAT




### Charger Related Signals






### Battery Voltage Low Detection





Unmount




Unmount








remove FM

remove FM audio interface,





remove proximity to 3G path control 0609











Change

L4102 change to 0ohm  
WIFI\_BT\_VDDIO\_1V8








U4303

Azurewave AW-NH665  
0C011-00060000






02G561020900 C.S BCM4751IFBG FBGA100  
 02038-00010100 C.S BCM47511IFBG FBGA100 U4301 BCM4751 BCM47511  
 09G061041350 SAW FILTER 1575.42MHZ 02G561020900 02038-00010100  
 09G061226010 SAW FILTER 1580MHZ U7915 09G061041350 09G061226010



CW/0228  
 Check VDD\_BAT & VDDIO & RST\_N sequence.


remove proximity to 3G path control 0609

9,25,26,31 CAM\_I2C\_SDA NFC\_SDA\_R 0R1J 1 2 R4401 N/A NFC\_SDA  
 9,25,26,31 CAM\_I2C\_SCL NFC\_SCL\_R 0R1J 1 2 R4402 N/A NFC\_SCL  
 13 NFC\_IRO\_R 0R1J 1 2 R4403 N/A NFC\_IRO  
 6 NFC\_GPIOD\_R 0R1J 1 2 R4404 N/A NFC\_GPIOD  
 6 NFC\_VEN NFC\_VEN



**SYSTEM**


**Power**



BAT=3V~4.2V  
VDD\_AC\_BAT

### +3VSUS POWER SUPPLY

**+3VSUS\_lout = 2.5A**  $I_q=50\mu A$ ,  $I_{sd}=1\mu A$




PS/SYNC	
Power Save Mode	GND (<0.4V)
PWM Mode	>1.2V
External Sync. Mode	External Clock

PS/SYNC , EN  
Hi ----> over 1.2V  
Low --> under 0.4V

### +5VSUS POWER SUPPLY

**+5VSUS\_lin = 1A**



$I_q=25\mu A$ ,  $I_{sd}=1\mu A$






SMB347\_DC\_IN from Docking Conn.





SMB347\_USB\_IN from Micro USB Conn.





Charger preset to LOW enable



Delete PR9131 because PU resistor is placed on page33(R294)







For layout

MAX7668

**Unmount**  
 D\_SD3 Logic Level SD3 Default Voltage  
 MBATT (logic high) 1.35V  
 Unconnected 1.5V  
 GND (logic low) 1.2V

