Features

- Pulse-width Modulation up to 2 kHz Clock Frequency
- Protection Against Short-circuit, Load Dump Overvoltage and Reverse $\rm V_S$
- Duty Cycle 18 to 100% Continuously
- Internally Reduced Pulse Slope of Lamp's Voltage
- Interference and Damage Protection According to VDE 0839 and ISO/TR 7637/1
- Charge-pump Noise Suppression
- Ground-wire Breakage Protection

Description

The U6083B is a PWM IC in bipolar technology for the control of an N-channel power MOSFET used as a high-side switch. The IC is ideal for use in brightness control systems (dimming) of lamps, for example, in dashboard applications.



PWM Power Control IC with Interference Suppression


U6083B

Rev. 4770A-AUTO-11/03






Figure 1. Block Diagram with External Circuit



Pin Configuration

Figure 2. Pinning DIP8



Pin Description

Pin	Symbol	Function
1	VS	Supply voltage V _S
2	GND	IC ground
3	VI	Control input (duty cycle)
4	OSC	Oscillator
5	DELAY	Short-circuit protection delay
6	SENSE	Current sensing
7	2 VS	Voltage doubler
8	OUTPUT	Output



AIMEL

Functional Description

Pin 1, Supply Voltage, V_S or V_{Batt}

Overvoltage Detection				
Stage 1	If overvoltages of V_{Batt} > 20 V (typically) occur, the external transistor is switched off, and switched on again at V_{Batt} < 18.5 V (hysteresis).			
Stage 2	If $V_{Batt} > 28.5 V$ (typically), the voltage limitation of the IC is reduced from $V_S = 26 V$ to 20 V. The gate of the external transistor remains at the potential of the IC ground, thus producing voltage sharing between FET and lamps in the event of overvoltage pulses (e.g., load dump). The short-circuit protection is not in operation. At V_{Batt} approximately < 23 V, the overvoltage detection stage 2 is switched off. Thus, during overvoltage detection stage 2, the lamp voltage V_{lamp} is calculated as follows:			
	$V_{Lamp} = V_{Batt} - V_{S} - V_{GS}$			
	V_{S} = supply voltage of the IC at overvoltage detection stage 2			
	V _{GS} = gate - source voltage of the FET			
Undervoltage Detection	In the event of voltages of approximately V_{Batt} < 5.0 V, the external FET is switched off and the latch for short-circuit detection is reset.			
	A hysteresis ensures that the FET is switched on again at approximately $V_{Batt} \geq 5.4~V.$			
Pin 2, GND				
Ground-wire Breakage	To protect the FET in the case of ground-wire breakage, a 1 M Ω resistor between gate and source is recommended to provide proper switch-off conditions.			
Pin 3, Control Input	The pulse width is controlled by means of an external potentiometer (47 k Ω). The char- acteristic (angle of rotation/duty cycle) is linear. The duty cycle can be varied from 18 to 100%. It is possible to further restrict the duty cycle with the resistors R ₁ and R ₂ (see Figure 4 on page 10).			
	In order to reduce the power dissipation of the FET and to increase the lifetime of the lamps, the IC automatically reduces the maximum duty cycle at pin 8 if the supply voltage exceeds V ₂ = 13 V. Pin 3 is protected against short-circuit to V _{Batt} and ground (V _{Batt} \leq 16.5 V).			
Pin 4, Oscillator	The oscillator determines the frequency of the output voltage. This is defined by an external capacitor, C_2 . It is charged with a constant current, I, until the upper switching threshold is reached. A second current source is then activated which taps a double current, $2 \times I$, from the charging current. The capacitor, C_2 , is thus discharged at the current, I, until the lower switching threshold is reached. The second source is then switched off again and the procedure starts once more.			

Example for Oscillator	Switching thresholds
Frequency Calculation	V_{T100} = High switching threshold (100% duty cycle)
	$V_{T100} = V_{S} \times \alpha_{1} = (V_{Batt} - I_{S} \times R_{3}) \times \alpha_{1}$
	$I_{T<100}$ = High switching threshold (< 100% duty cycle)
	$V_{T<100} = V_{S} \times \alpha_{2} = (V_{Batt} - I_{S} \times R_{3}) \times \alpha_{2}$
	V_{TI} = Low switching threshold
	$V_{TL} = V_S \times \alpha_3 = (V_{Batt} - I_S \times R_3) \times \alpha_3$
	vhere
	α_1, α_2 and α_3 are fixed values
Calculation Example	The above mentioned threshold voltages are calculated for the following values given in he data sheet.
	V_{Batt} = 12 V, I _S = 4 mA, R ₃ = 150 Ω , α_1 = 0.7, α_2 = 0.67 and α_3 = 0.28
	V_{T100} = (12 V - 4 mA × 150 Ω) × 0.7 ≈ 8 V
	$V_{T<100}$ = 11.4 V × 0.67 = 7.6 V
	$V_{\rm TL}$ = 11.4 V × 0.28 = 3.2 V
Oscillator Frequency	3 cases have to be distinguished
	 f₁ for duty cycle = 100%, no slope reduction with capacitor C₄ (see Figure 4 on page 10)
	$I_1 = \frac{I_{OSC}}{2 \times (V_{T100} - V_{TL}) \times C_2}$, where $C_2 = 68$ nF, $I_{OSC} = 45 \ \mu A$
	₁ = = 75 Hz
	2. f_2 for duty cycle < 100%, no slope reduction with capacitor C_4
	For a duty cycle of less than 100%, the oscillator frequency, f, is as follows:
	$F_2 = \frac{I_{OSC}}{2 \times (V_{T<100} - V_{TL}) \times C_2}$, where $C_2 = 68$ nF, $I_{OSC} = 45 \ \mu A$
	₂ = = 69 Hz
	 f₃ with duty cycle < 100% with slope reduction capacitor C₄ (see "Output Slope Control" on page 6)
	$F_{3} = \frac{I_{osc}}{2 \times (V_{T<100} - V_{TL}) \times C_{2} + 2V_{Batt} \times C_{4}}$
	where $C_2 = 68 \text{ nF}$, $I_{OSC} = 45 \mu A$, $C_4 = 1.8 \text{ nF}$
	₃ = = 70 Hz
	By selecting different values of C_2 and C_4 , it is possible to have a range of oscillator frequencies from 10 to 2000 Hz as shown in the data sheet.



Output Slope Control The slope of the lamp voltage is internally limited to reduce radio interference by limitation of the voltage gain of the PWM comparator. Thus, the voltage rise on the lamp is proportional to the oscillator voltage increase at the switchover time according to the equation.

$$dV_8/d_t = \alpha_4 \times dV_4/d_t = 2 \times \alpha_4 \times f \times (\alpha_2 - \alpha_3) \times (V_{Batt} - I_S \times R_3)$$

when

f = 75 Hz, $V_{TX} = V_T < 100$ and $\alpha_4 = 63$

then

$$dV_8/d_t = 2 \times 63 \times 75 \text{ Hz} \times (0.67 - 0.28) \times (12 \text{ V} - 4 \text{ mA} \times 15 \Omega) = 42 \text{ V/ms}$$

Via an external capacitor, C₄, the slope can be further reduced as follows:

$$dV_8/d_t = I_{OSC}/(C_4 + C_2/\alpha_4)$$

when


 I_{OSC} = 45 $\mu A,\,C_4$ = 1.8 nF, C_2 = 68 nF and α_4 = 63


then $dV_8/d_t = 45 \ \mu A/(1.8 \ nF + 68 \ nF/63) = 15.6 \ V/ms$

To damp oscillation tendencies, a resistance of 100 Ω in series with capacitance C_4 is recommended.

Interference Suppression

- "On-board" radio reception according to VDE 0879 part 3/4.81
- Test conditions referring to Figure 3
- Application circuit according to Figure 1 on page 2 or Figure 4 on page 10
- Load: nine 4 W lamps in parallel
- Duty cycle = 18%
- V_{Batt} = 12 V
- f_{Osc} = 100 Hz





Pins 5 and Pin 6, Short-circuit Protection and Current Sensing

Short-circuit Detection and Time Delay, t _d	The lamp current is monitored by means of an external shunt resistor. If the lamp current exceeds the threshold for the short-circuit detection circuit ($V_{T2} \approx 90 \text{ mV}$), the duty cycle is switched over to 100% and the capacitor C_5 is charged by a current source of $I_{ch} - I_{dis}$. The external FET again is switched off after the cut-off threshold (V_{T5}) is reached. Switching on the FET again is possible after a power-on reset only. The current source, I_{dis} , ensures that the capacitor C_5 is not charged by parasitic currents.
	The time delay, t _d , is calculated as follows:
	$t_{d} = C_{5} \times V_{T5} / (I_{ch} - I_{dis})$
	With $C_5 = 100 \text{ nF}$ and $V_{T5} = 10.4 \text{ V}$, $I_{ch} = 13 \mu\text{A}$, $I_{dis} = 3 \mu\text{A}$, the time delay is as follows:
	$t_d = 100 \text{ nF} \times 10.4 \text{ V}/(13 \ \mu\text{A} - 3 \ \mu\text{A})$
	t _d = 104 ms
Current Limitation	The lamp current is limited by a control amplifier to protect the external power transistor. The voltage drop across the external shunt resistor acts as the measured variable. Current limitation takes place for a voltage drop of $V_{T1} \approx 100$ mV. Owing to the difference $V_{T1} - V_{T2} \approx 10$ mV, it ensures that current limitation occurs only when the short-circuit detection circuit has responded.
	After a power-on reset, the output is inactive for half an oscillator cycle. During this time, the supply voltage capacitor can be charged so that current limitation is guaranteed in the event of a short-circuit when the IC is switched on for the first time.
Pins 7 and 8, Charge Pump and Output	Pin 8 (output) is suitable for controlling a power MOSFET. During the active integration phase, the supply current of the operational amplifier is mainly supplied by the capacitor C_3 (bootstrapping). In addition, a trickle charge is generated by an integrated oscillator ($f_7 \approx 400$ kHz) and a voltage doubler circuit. This permits a gate voltage supply at a duty cycle of 100%.

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameters	Symbol	Value	Unit
Junction temperature	Τ _j	150	°C
Ambient temperature range	T _{amb}	-40 to +110	°C
Storage temperature range	T _{stg}	-55 to +125	°C

Thermal Resistance

Parameters	Symbol	Value	Unit
Junction ambient	R _{thJA}	120	K/W





Electrical Characteristics

 $T_{amb} = -40^{\circ}C$ to $+110^{\circ}C$, $V_{Batt} = 9$ to 16.5 V, (basic function is guaranteed between 6.0 V to 9.0 V) reference point ground, unless otherwise specified (see Figure 1 on page 2). All other values refer to pin GND (pin 2).

Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit
Current consumption		1	ا _s			7.9	mA
Supply voltage	Overvoltage detection, stage 1		V _{Batt}			25	V
Stabilized voltage	I _S = 10 mA	1	Vs	24.5		27.0	V
Battery undervoltage detection	on off		V _{Batt}	4.4 4.8	5.0 5.4	5.6 6.0	V
Battery Overvoltage Detection	<u> </u>		•				
Stage 1:	on off		V _{Batt}	18.3 16.7	20.0 18.5	21.7 20.3	V V
Stage 2: Detection stage 2	on off		V _{Batt}	25.5 19.5	28.5 23.0	32.5 26.5	V V
Stabilized voltage	I _S = 30 mA	1	Vs	18.5	20.0	21.5	V
Short-circuit Protection	· · · ·	6					
Short-circuit current limitation	$V_{T1} = V_{S} - V_{6}$		V _{T1}	85	100	120	mV
Chart singuit datastian	$V_{T2} = V_{S} - V_{6}$		V _{T2}	75	90	105	mV
Short-circuit detection	$V_{T2} = V_{S} - V_{6}$		V _{T1} - V _{T2}	3	10	30	mV
Delay Timer Short-ciruit Detec	tion, V _{Batt} = 12 V	5	•				
Switched off threshold	$V_{T5} = V_{S} - V_{5}$		V _{T5}	10.2	10.4	10.6	V
Charge current			I _{ch}		13		μA
Discharge current			I _{dis}		3		μA
Capacitance current	$I_5 = I_{ch} - I_{dis}$		I ₅	5	10	15	mA
Voltage Doubler	-	7		1	1	1	
Voltage	Duty cycle 100%		V ₇	2 V _S			
Oscillator frequency			f ₇	280	400	520	kHz
	$I_7 = 5 \text{ mA}$ (whichever is lower)		V ₇	26	27.5	30.0	V
Internal voltage limitation			V ₇	V _{S+14}	V _{S+15}	V _{S+16}	V
Edge steepness	$\frac{dv_8/dt = \alpha_4 dV_4/dt}{dV_8/dt_{max}}$		α4	53	63	72 130	V/ms
Gate Output	· · · ·	8		•	•	•	
	Low level		V ₈	0.35	0.70	0.95	V
Voltage	$V_{Batt} = 16.5 \text{ V } \text{T}_{amb} = 110^{\circ}\text{C},$ $\text{R}_3 = 150 \ \Omega$		V ₈			1.5 ⁽¹⁾	V
	High level, duty cycle 100%		V ₈		V ₇		V
Current	V ₈ = Low level		I ₈	1.0			mA
Current	$V_8 =$ High level, $I_7 > I_8 $		I ₈	-1.0			mA
Duty cycle			t _p /T	15 100 65	18 73	21 81	%

Note: 1. Reference point is battery ground

Electrical Characteristics (Continued)

 $T_{amb} = -40^{\circ}C$ to $+110^{\circ}C$, $V_{Batt} = 9$ to 16.5 V, (basic function is guaranteed between 6.0 V to 9.0 V) reference point ground, unless otherwise specified (see Figure 1 on page 2). All other values refer to pin GND (pin 2).

Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit
Oscillator							
Frequency		4	f	10		2000	Hz
Threshold cycle	$V_8 = High, \ \alpha_1 = \frac{V_{T100}}{V_S}$		α ₁	0.68	0.7	0.72	
Upper	$V_8 = Low, \ \alpha_2 = \frac{V_{T < 100}}{V_S}$		α2	0.65	0.67	0.69	
Lower	$\alpha_3 = \frac{V_{TL}}{V_S}$		α3	0.26	0.28	0.3	
Oscillator current	V _{Batt} = 12 V		±I _{OSC}	34	45	54	μA
Frequency	C_4 open, $C_2 = 68 \text{ nF}$ duty cycle = 50%		f	56	75	90	Hz


Note: 1. Reference point is battery ground





Application






10 **U6083B**

Ordering Information

Extended Type Number	Package	Remarks
U6083B	DIP8	-

Package Information







Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2003. All rights reserved.

Atmel® and combinations thereof are the registered trademarks of Atmel Corporation or its subsidiaries.

Other terms and product names may be the trademarks of others.

